CN111313873B - Comparator with a comparator circuit - Google Patents
Comparator with a comparator circuit Download PDFInfo
- Publication number
- CN111313873B CN111313873B CN201911420269.4A CN201911420269A CN111313873B CN 111313873 B CN111313873 B CN 111313873B CN 201911420269 A CN201911420269 A CN 201911420269A CN 111313873 B CN111313873 B CN 111313873B
- Authority
- CN
- China
- Prior art keywords
- transistor
- voltage
- coupled
- comparator
- output voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Amplifiers (AREA)
Abstract
The comparator includes: a first transistor and a second transistor for receiving a first differential input signal and a second differential input signal, respectively; a third transistor coupled to the first transistor and a first output voltage; a fourth transistor coupled to the second transistor and a second output voltage, wherein the third transistor and the fourth transistor are cross-coupled to each other; a fifth transistor coupled to the first transistor and a first node voltage; and a sixth transistor coupled to the second transistor and a second node voltage, wherein the fifth transistor and the sixth transistor are cross-coupled to each other, the first output voltage and the second output voltage are positively fed back through the cross-coupling of the third transistor and the fourth transistor, and the first node voltage and the second node voltage are positively fed back through the cross-coupling of the fifth transistor and the sixth transistor.
Description
Technical Field
The invention relates to a comparator.
Background
Modern people have physiological problems such as disordered daily life and rest, poor eating habits, busy work and exercise carelessness, so that the probability of cardiovascular diseases, diabetes, renal functions and urinary tract problems is increased, and the probability of relative cancer is increased.
The monitoring of physiological information and screening at any time for early treatment is one of the elements pursued in future preventive medicine, and the biosensor has its relative advantages in this point of view to meet clinical needs.
Therefore, besides the requirement of accuracy, the way to obtain results quickly and the development of testing instruments are also one of the targets for the bio-detection.
Disclosure of Invention
According to an embodiment of the present invention, a comparator is provided, including: a first transistor and a second transistor for receiving a first differential input signal and a second differential input signal, respectively; a third transistor coupled to the first transistor and a first output voltage; a fourth transistor coupled to the second transistor and a second output voltage, wherein the third transistor and the fourth transistor are cross-coupled to each other; a fifth transistor coupled to the first transistor and a first node voltage; a sixth transistor coupled to the second transistor and a second node voltage, wherein the fifth transistor and the sixth transistor are cross-coupled to each other; and an impedance circuit coupled to the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the first output voltage, the second output voltage, the first node voltage, and the second node voltage. The first output voltage and the second output voltage are positively fed back through the cross coupling of the third transistor and the fourth transistor. The first node voltage and the second node voltage are positively fed back through the cross coupling of the fifth transistor and the sixth transistor.
In order to better understand the above and other aspects of the present invention, the following detailed description is given with reference to the accompanying drawings.
Drawings
Fig. 1 shows a circuit architecture diagram of a comparator according to an exemplary embodiment of the present invention.
Fig. 2A and 2B are schematic diagrams illustrating an operation of a comparator according to an exemplary embodiment of the invention.
Fig. 3 shows a gain diagram of a comparator according to an exemplary embodiment of the invention.
Fig. 4 shows a signal waveform diagram of a comparator according to an exemplary embodiment of the invention and a signal waveform diagram of a conventional comparator.
Wherein the reference numerals
100: comparator with a comparator circuit
Mb, M1, M2, M3, M4, M5, M6, M7, M8, M9, M10, M11 and M12: transistor with a metal gate electrode
Vin and Vip: differential input signal
X, Y: output voltage
W and Z: node voltage
VCC, VDD: operating voltage
Vz, vw, vx, vy: voltage of
Detailed Description
The technical terms in the specification refer to the common terms in the technical field, and if the specification explains or defines a part of the terms, the explanation of the part of the terms is based on the explanation or definition in the specification. Various embodiments of the present invention each have one or more technical features. In the present invention, the present invention provides a method for implementing a mobile communication system, which is capable of providing a mobile communication system with a plurality of mobile communication devices.
Fig. 1 shows a circuit architecture diagram of a comparator 100 according to an exemplary embodiment of the invention. The comparator 100 can be applied in an Oversampling Analog-to-digital converter (Oversampling Analog-to-digital converter) of a biosensor. If the biosensor has 2 probes, the two probes are respectively contacted to a reference end (for example, a hand) and a tested end (for example, when the biosensor is used for sensing heartbeat, the tested end probe is contacted to the heart of the testee).
As shown in fig. 1, the comparator 100 includes: transistors Mb, M1, M2, M3, M4, M5, M6, M7, M8, M9, M10, M11, and M12.
The transistor Mb is used to provide a bias current (the transistor Mb may also be referred to as a bias source). Transistors M1 and M2 receive differential input signals Vin and Vip, respectively, and may also be referred to as input stages. Transistors M3-M6 are used to provide signal amplification. Transistors M7-M10 act as impedance circuits. Transistors M11 and M12 are output offset (offset) cancellation stages.
The transistor Mb has: a source coupled to ground; a drain coupled to the sources of the transistors M1 and M2; and a gate receiving a clock signal CK.
The transistor M1 has: a source coupled to the drain of transistor Mb; a drain coupled to the sources of the transistors M3 and M5; and a gate receiving the differential input signal Vip.
The transistor M2 has: a source coupled to the drain of transistor Mb; a drain coupled to the sources of transistors M4 and M6; and a gate receiving the differential input signal Vin.
The transistor M3 has: a source coupled to the drain of the transistor M1; a drain coupled to the output voltage X and the gate of the transistor M4; and a gate coupled to the output voltage Y.
The transistor M4 has: a source coupled to the drain of the transistor M2; a drain coupled to the output voltage Y and the gate of the transistor M3; and a gate coupled to the output voltage X.
The transistor M5 has: a source coupled to the drain of the transistor M1; a drain coupled to the node voltage W and the gate of the transistor M6; and a gate coupled to the node voltage Z.
The transistor M6 has: a source coupled to the drain of the transistor M2; a drain coupled to the node voltage Z and the gate of the transistor M5; and a gate coupled to the node voltage W.
The transistor M7 has: a source coupled to the output voltage X; a drain coupled to the operating voltage VDD; and a gate coupled to the node voltage W.
The transistor M8 has: a source coupled to the output voltage Y; a drain coupled to the operating voltage VDD; and a gate coupled to the node voltage Z.
The transistor M9 has: a source coupled to the node voltage W; a drain coupled to the operating voltage VCC; and a gate coupled to the node voltage W.
The transistor M10 has: a source coupled to the node voltage Z; a drain coupled to the operating voltage VCC; and a gate coupled to the node voltage Z.
CrystalThe tube M11 has: a source coupled to the node voltage Z; a drain coupled to the node voltage W; and a gate for receiving the frequency signal(which is an inverted signal of the frequency signal CK).
The transistor M12 has: a source coupled to the output voltage Y; a drain coupled to the output voltage X; and a gate for receiving the frequency signal(which is an inverted signal of the frequency signal CK).
Fig. 2A and 2B respectively illustrate an operation of a comparator according to an exemplary embodiment of the invention. FIG. 2A is a schematic diagram illustrating the operation of the comparator according to an exemplary embodiment of the invention when the clock signal CK is logic 1. FIG. 2B is a schematic diagram illustrating the operation of the comparator according to an exemplary embodiment of the invention when the clock signal CK is logic 0.
As shown in fig. 2A, when the clock signal CK is logic 1, the transistor Mb is turned on, and the transistors M11 and M12 are turned off, so that the transistors M1 to M10 of the comparator 100 can perform the dynamic comparator output operation, and the details thereof are not repeated here.
As shown in fig. 2B, when the clock signal CK is logic 0, the transistor Mb is turned off, and the transistors M11 and M12 are turned on. Since the transistors M11 and M12 are turned on, the output voltage X = the output voltage Y = the node voltage W = the node voltage Z = VCC. The comparator 100 is in a clear state at this time to cancel the output offset.
Fig. 3 shows a gain diagram of a comparator according to an exemplary embodiment of the invention. In an exemplary embodiment of the invention, the transistors M3, M5, M7 and M9 can be regarded as an inverter, and the transistors M4, M6, M8 and M10 can be regarded as another inverter, the gains of the two inverters are (A0, τ 0), so that the gains for the output voltage X and the output voltage Y are G1, wherein the following formula:
that is, when the frequency signal CK =1, the output voltage X and the output voltage Y are positively fed back by the cross-coupling of the transistors M3 and M4.
In addition, in the exemplary embodiment of the invention, when the clock signal CK =1, the node voltage W and the node voltage Z may be further positively fed back by cross-coupling the transistors M5 and M6. That is, in the exemplary embodiment of the present invention, the node voltages W and Z may be applied to (1); and (2) performing positive feedback on the output voltage X and the output voltage Y. This reduces the regeneration time (regeneration time) caused by the transistors M7-M10. The output voltages X and Y are accelerated, making the post-stage output (not shown) react faster, increasing the operating frequency and increasing the overall circuit bandwidth. In detail, since the impedances of the transistors M9 and M10 are larger, the voltages of the node voltages W and Z are smaller than the voltages of the output voltages X and Y, the first feedback is provided by the transistors M3 and M4, and the second feedback is provided by the transistors M5 and M6 (but the voltage gain of the second feedback is smaller). In this way, the first and second feedbacks are performed simultaneously, and the first feedback of the node voltages W and Z increases the response speed of M9 and M10 used for the second feedback to have a larger impedance, which then affects the output voltages X and Y and the operation bandwidth of the whole circuit.
As shown in fig. 3, the gain amplification G of the comparator according to the embodiment of the invention is G = G1 × G2, wherein G1= gm3 × ro7= gm4 × ro8, wherein gm3 and gm4 represent transconductance values of the transistors M3 and M4, respectively, and ro7 and ro8 represent equivalent resistance values of the transistors M7 and M8, respectively, and G2= gm5 × ro9= gm6 × ro10, wherein gm5 and gm6 represent transconductance values of the transistors M5 and M6, respectively, and ro9 and ro10 represent equivalent resistance values of the transistors M9 and M10, respectively. Therefore, the comparator of the embodiment of the invention can effectively improve the gain and accelerate the comparator to output the comparison result.
Fig. 4 shows a signal waveform diagram of a comparator according to an exemplary embodiment of the invention and a signal waveform diagram of a conventional comparator. In fig. 4, vw, vz, vx, and Vy represent the node voltage W, the node voltage Z, the output voltage X, and the output voltage Y, respectively. As shown in fig. 4, comparing the conventional output voltage X with the output voltage X of the embodiment of the present invention, it can be seen that the output voltage X of the embodiment of the present invention has a faster response.
While the invention has been described with reference to the above embodiments, it is not intended to be limited thereto. Those skilled in the art can make various changes and modifications without departing from the spirit and scope of the invention. Therefore, the protection scope of the present invention should be determined by the appended claims.
Claims (4)
1. A comparator, comprising:
a first transistor and a second transistor for receiving a first differential input signal and a second differential input signal, respectively;
a third transistor coupled to the first transistor and a first output voltage;
a fourth transistor coupled to the second transistor and a second output voltage, wherein the third transistor and the fourth transistor are cross-coupled to each other;
a fifth transistor coupled to the first transistor and a first node voltage;
a sixth transistor coupled to the second transistor and a second node voltage, wherein the fifth transistor and the sixth transistor are cross-coupled to each other; and
an impedance circuit coupled to the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the first output voltage, the second output voltage, the first node voltage, and the second node voltage;
wherein the first output voltage and the second output voltage are positively fed back by cross-coupling the third transistor and the fourth transistor; and
positive feedback is carried out on the first node voltage and the second node voltage through the cross coupling of the fifth transistor and the sixth transistor;
the impedance circuit includes:
a seventh transistor coupled to the first output voltage, a first operating voltage and the first node voltage;
an eighth transistor coupled to the second output voltage, the first operating voltage and the second node voltage;
a ninth transistor coupled to the first node voltage and a second operating voltage; and
a tenth transistor coupled to the second node voltage and the second operating voltage;
the comparator further comprises:
an eleventh transistor coupled to the second node voltage, the first node voltage and an inverted clock signal; and
a twelfth transistor coupled to the second output voltage, the first output voltage and the inverted clock signal.
2. The comparator as claimed in claim 1, further comprising a bias source coupled to the first transistor and the second transistor for providing a bias current, the bias source being controlled by a clock signal.
3. The comparator as claimed in claim 2, wherein when the clock signal is logic 1, the bias voltage source is turned on, the eleventh transistor and the twelfth transistor are turned off, and the first transistor to the tenth transistor of the comparator perform dynamic comparator output.
4. The comparator as claimed in claim 3, wherein when the clock signal is logic 0, the bias source is turned off, the eleventh transistor and the twelfth transistor are turned on, the first output voltage is equal to the second output voltage, the first node voltage is equal to the second node voltage, and the comparator is in a clear state to offset an output offset.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW108119417 | 2019-06-05 | ||
TW108119417A TWI678886B (en) | 2019-06-05 | 2019-06-05 | Comparator |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111313873A CN111313873A (en) | 2020-06-19 |
CN111313873B true CN111313873B (en) | 2023-03-21 |
Family
ID=69582566
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201911420269.4A Active CN111313873B (en) | 2019-06-05 | 2019-12-31 | Comparator with a comparator circuit |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN111313873B (en) |
TW (1) | TWI678886B (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1088004A (en) * | 1992-11-16 | 1994-06-15 | Rca汤姆森许可公司 | Differential comparator circuit |
CN101252348A (en) * | 2007-02-20 | 2008-08-27 | 尔必达存储器株式会社 | Voltage controlled oscillator |
CN106803753A (en) * | 2015-11-25 | 2017-06-06 | 德克萨斯仪器股份有限公司 | Ultra low power reduces the clocked comparator of coupling |
CN107888171A (en) * | 2017-11-16 | 2018-04-06 | 上海北京大学微电子研究院 | A kind of high speed is low to recalcitrate noise dynamic comparer and circuit |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW423219B (en) * | 1999-04-14 | 2001-02-21 | Admtek Inc | Offset comparator and method for forming same |
US7208980B2 (en) * | 2005-01-21 | 2007-04-24 | Broadcom Corporation | Comparator with offset compensation |
US7570082B2 (en) * | 2006-08-15 | 2009-08-04 | International Business Machines Corporation | Voltage comparator apparatus and method having improved kickback and jitter characteristics |
GB2529686A (en) * | 2014-08-29 | 2016-03-02 | Ibm | High-speed comparator for analog-to-digital converter |
US10491205B2 (en) * | 2017-12-15 | 2019-11-26 | Qualcomm Incorporated | Comparator for globally distributed regulators |
-
2019
- 2019-06-05 TW TW108119417A patent/TWI678886B/en active
- 2019-12-31 CN CN201911420269.4A patent/CN111313873B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1088004A (en) * | 1992-11-16 | 1994-06-15 | Rca汤姆森许可公司 | Differential comparator circuit |
CN101252348A (en) * | 2007-02-20 | 2008-08-27 | 尔必达存储器株式会社 | Voltage controlled oscillator |
CN106803753A (en) * | 2015-11-25 | 2017-06-06 | 德克萨斯仪器股份有限公司 | Ultra low power reduces the clocked comparator of coupling |
CN107888171A (en) * | 2017-11-16 | 2018-04-06 | 上海北京大学微电子研究院 | A kind of high speed is low to recalcitrate noise dynamic comparer and circuit |
Also Published As
Publication number | Publication date |
---|---|
CN111313873A (en) | 2020-06-19 |
TWI678886B (en) | 2019-12-01 |
TW202046639A (en) | 2020-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9853611B2 (en) | Instrumentation amplifier with digitally programmable input capacitance cancellation | |
CN103973273B (en) | A kind of at a high speed, in high precision, low imbalance fully differential dynamic comparer | |
CN109510612B (en) | Low-power-consumption low-delay current comparator based on wilson current source and circuit module | |
CN110622417A (en) | Comparison circuit | |
US20060044023A1 (en) | Integrated circuit comparators and devices that compensate for reference voltage fluctuations | |
CN110912540A (en) | High-speed pre-amplification latch comparator with low dynamic mismatch | |
CN111313873B (en) | Comparator with a comparator circuit | |
Xu et al. | Offset-corrected 5GHz CMOS dynamic comparator using bulk voltage trimming: Design and analysis | |
CN107294535B (en) | Comparator and successive approximation type analog-to-digital converter | |
CN116366068A (en) | Gm-C circuit of transconductance capacitance integrator | |
KR102615524B1 (en) | Positive feedback loop and negative capacitance type input impedance amplifier circuit | |
CN110601695A (en) | High-precision dynamic comparator | |
JPH0969761A (en) | Comparator | |
Zhang et al. | Design of Low-Power Highly Accurate CMOS Potentiostat Using the g m/I D Methodology | |
US9178499B2 (en) | Low-power offset-stored latch | |
US10840865B1 (en) | Differential reference buffer for analog-to-digital converters | |
Zhuang et al. | A back-gate-input clocked comparator with improved speed and reduced noise in 22-nm SOI CMOS | |
US10511275B2 (en) | Common mode sensing architecture | |
KR100452643B1 (en) | Apparatus for comparison with improved low level property | |
JP2014207571A (en) | Instrumentation amplifier | |
KR910005613B1 (en) | Sequential comparsion type analog-digital converter | |
US20210175880A1 (en) | Comparator circuit with low supply noise | |
CN115967402A (en) | Switch connection method of ADC sampling circuit, circuit and chip thereof | |
Rachmuth et al. | A picoampere A/D converter for biosensor applications | |
Kiyoyama et al. | A low current consumption CMOS latched comparator for body-implanted chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |