CN111176694B - Multi-paging burning method for OTP MCU - Google Patents
Multi-paging burning method for OTP MCU Download PDFInfo
- Publication number
- CN111176694B CN111176694B CN201911421197.5A CN201911421197A CN111176694B CN 111176694 B CN111176694 B CN 111176694B CN 201911421197 A CN201911421197 A CN 201911421197A CN 111176694 B CN111176694 B CN 111176694B
- Authority
- CN
- China
- Prior art keywords
- mcu
- paging
- different
- configuration
- program
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/65—Updates
- G06F8/654—Updates using techniques specially adapted for alterable solid state memories, e.g. for EEPROM or flash memories
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
The invention relates to the technical field of OTP type MCU (micro control unit) burning methods, in particular to a multi-paging burning method for an OTP type MCU, which comprises the following steps: based on the fact that a plurality of configuration options customized by a user are loaded during the preheating period of a circuit system when the MCU is powered on to adapt to different schemes, the first configuration option is set as a paging option in a configuration word area of the MCU, the system loads configuration words with different addresses according to different paging selections to adapt to different programs, addresses of the program area in a hardware circuit are provided by a program counter PC pointer, and PC signals are processed when different paging selections are made. According to the method and the system, one OTP type MCU can be used for programming a plurality of programs, a user only needs to select one program to operate according to the requirement, programming time of MCU scheme design manufacturers can be greatly reduced, and stock period and cost can be shortened.
Description
Technical Field
The invention relates to the technical field of OTP type MCU (micro control unit) burning methods, in particular to a multi-paging burning method for an OTP type MCU.
Background
At present, a conventional OTP (i.e. One Time Programable one-time programmable) type MCU can only be burned once, but the cost of an OTP type MCU with a ROM capacity of 1K is almost the same as that of an OTP type MCU with a ROM of smaller capacity, so that an MCU scheme designer often selects an OTP type MCU with a capacity of 1K for program burning, as shown in fig. 1, for the conventional OTP type MCU burning design, a ROM area is generally divided into a user configuration word area and a program area, but with development of a portable electronic product, according to the use requirement of a user, more and more simple and variable design schemes appear, and accordingly, more and more short programs on the MCU market need to be burned, and for an MCU scheme designer, the burning program required by the user often does not fill the 1K ROM space of the MCU, which is easy to cause waste of the MCU, and if different specifications of OTP type MCUs with smaller capacities are purchased according to different program contents, the stock plan is complicated, and further the stock cost is high and the stock period is long.
Disclosure of Invention
Aiming at the problems in the prior art, the invention provides a multi-paging burning method for an OTP MCU.
In order to achieve the technical purpose, the technical scheme of the invention is as follows:
a multiple paging burning method for OTP MCU is based on loading multiple configuration options customized by user during warm-up of circuit system when MCU is powered on, setting the first configuration option as paging option in configuration word area of MCU, loading configuration word of different addresses according to different paging selection by system to adapt to different programs, providing address of program area in hardware circuit by program counter PC pointer, and processing PC signal when selecting different paging.
From the above description, it can be seen that the present invention has the following advantages:
the multi-paging burning method for the OTP type MCU can burn a plurality of programs for one OTP type MCU, when an MCU scheme design manufacturer is in shipment, a customer only needs to select to run one program according to the requirement, so that the burning time of the MCU scheme design manufacturer can be greatly shortened (a plurality of programs are burned in the same MCU at one time, the burning time is greatly saved), and the stock period and the cost can be reduced.
Drawings
FIG. 1 is a schematic diagram of a ROM region of a conventional OTP type MCU;
FIG. 2 is a schematic diagram of a ROM setup of an OTP MCU according to the present invention;
fig. 3 is a schematic circuit diagram of the present invention.
Detailed Description
One embodiment of the present invention will be described in detail with reference to fig. 1 to 3, but does not limit the claims of the present invention in any way.
A multi-paging burning method for an OTP MCU is characterized in that: based on the fact that a plurality of configuration options customized by a user are loaded during the preheating period of a circuit system when the MCU is powered on to adapt to different schemes, the first configuration option is set as a paging option in a configuration word area of the MCU, the system loads configuration words with different addresses according to different paging selections to adapt to different programs, addresses of the program area in a hardware circuit are provided by a program counter PC pointer, and PC signals are processed when different paging selections are made.
The method is specifically applied and exemplified as follows:
taking an OTP MCU with a 1K memory as an example, a plurality of configuration options customized according to a user may be loaded during system warm-up when the MCU is powered on to adapt to different schemes, as shown in fig. 1;
first, the first configuration option is set as a paging option, the system selects the configuration word of the corresponding program page according to different paging, and the configuration word 0 is assumed to have 16 bits, as shown in table 1:
TABLE 1
Bit15 | Bit14 | Bit13 | Bit12 | …… | Bit0 |
Bank_num1 | Bank_num0 | Bank_sel1 | Bank_sel0 | …… |
The paging options in table 1 are set as follows:
bank_num <1:0>: selecting the number of pages needed
Bnak_sel <1:0>: selecting pages for program execution
Bank_num=00: selecting 1K ROM, not paging
Bank_num=01: selecting 0.5K ROM, dividing into two pages
Bank_num=10: selecting 0.25K ROM, dividing into four pages
Bank_sel=00: selecting a first page
Bank_sel=01: selecting the second page
Bank_sel=10: selecting the third page
Bank_sel=11: selecting the fourth page
The configuration words for the different addresses are then loaded according to the different page selections to accommodate the different programs, as shown in Table 2:
TABLE 2
Bank_sel=00 | Bank_sel=01 | Bank_sel=10 | Bank_sel=11 | |
Bank_num=00 | Configuration word loading 1-3 | |||
Bank_num=01 | Configuration word loading 1-3 | Configuration word loading 4-6 | ||
Bank_num=10 | Configuration word loading 1-3 | Configuration word loading 4-6 | Configuration word loading 7-9 | Configuration word loading a-c |
As shown in FIG. 2, the ROM region originally 1K based on the above-mentioned paging design can store two programs within 0.5K and 4 programs within 0.25K.
In the above-mentioned paging design method, the address of the program area in the circuit is provided by the pointer of the program counter PC, and the PC signal is processed when selecting different pages.
The PC address of 1K is 10 bits PC <9:0>, and the paged PC pointer design is shown in Table 3:
TABLE 3 Table 3
First page | Second page | Third page | Fourth page | |
Non-paging | PC<9:8>Not processing | |||
Two pages | PC<9>Fixed at 0 | PC<9>Fixed to 1 | ||
Four pages | PC<9:8>Fixed to 00 | PC<9:8>Fixed to 01 | PC<9:8>Fixed as 10 | PC<9:8>Fixed at 11 |
A schematic of the circuit of the above design is shown in fig. 3.
According to the embodiment, according to the paging burning method for the OTP MCU, two programs within 0.5K or programs within 4 0.25K can be burnt in the original 1K ROM region of the MCU, ROM space is fully utilized, when an MCU scheme designer is in shipment, a customer only needs to select one program to operate according to the requirement, so that the burning time of the MCU scheme designer (a plurality of programs are burnt in the same MCU at one time, the burning time is greatly saved), and the stock period and the cost can be reduced.
In summary, the invention has the following advantages:
the multi-paging burning method for the OTP type MCU can burn a plurality of programs for one OTP type MCU, when an MCU scheme design manufacturer is in shipment, a customer only needs to select to run one program according to the requirement, so that the burning time of the MCU scheme design manufacturer can be greatly shortened (a plurality of programs are burned in the same MCU at one time, the burning time is greatly saved), and the stock period and the cost can be reduced.
It is to be understood that the foregoing detailed description of the invention is merely illustrative of the invention and is not limited to the embodiments of the invention. It will be understood by those of ordinary skill in the art that the present invention may be modified or substituted for elements thereof to achieve the same technical effects; as long as the use requirement is met, the invention is within the protection scope of the invention.
Claims (1)
1. A multi-paging burning method for an OTP MCU is characterized in that: based on the fact that a plurality of configuration options customized by a user are loaded during the preheating period of a circuit system when the MCU is powered on to adapt to different schemes, a first configuration option is set as a paging option in a configuration word area of the MCU, the system loads configuration words with different addresses according to different paging selections to adapt to different programs, addresses of the program area in a hardware circuit are provided by a program counter PC pointer, a PC signal is processed when different paging selections are selected, and the paging option settings at least comprise the following options: ROM capacity and page number options, program run page options.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201911421197.5A CN111176694B (en) | 2019-12-31 | 2019-12-31 | Multi-paging burning method for OTP MCU |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201911421197.5A CN111176694B (en) | 2019-12-31 | 2019-12-31 | Multi-paging burning method for OTP MCU |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111176694A CN111176694A (en) | 2020-05-19 |
CN111176694B true CN111176694B (en) | 2023-09-08 |
Family
ID=70646497
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201911421197.5A Active CN111176694B (en) | 2019-12-31 | 2019-12-31 | Multi-paging burning method for OTP MCU |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111176694B (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016095570A1 (en) * | 2014-12-17 | 2016-06-23 | 中兴通讯股份有限公司 | Debugging method and apparatus for embedded system, and storage medium |
CN106598660A (en) * | 2016-12-08 | 2017-04-26 | 深圳市博巨兴实业发展有限公司 | Program memory management device used for microcontroller |
CN107133066A (en) * | 2017-04-01 | 2017-09-05 | 深圳市博巨兴实业发展有限公司 | A kind of storage multiplexed control system in MCU chip |
-
2019
- 2019-12-31 CN CN201911421197.5A patent/CN111176694B/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016095570A1 (en) * | 2014-12-17 | 2016-06-23 | 中兴通讯股份有限公司 | Debugging method and apparatus for embedded system, and storage medium |
CN106598660A (en) * | 2016-12-08 | 2017-04-26 | 深圳市博巨兴实业发展有限公司 | Program memory management device used for microcontroller |
CN107133066A (en) * | 2017-04-01 | 2017-09-05 | 深圳市博巨兴实业发展有限公司 | A kind of storage multiplexed control system in MCU chip |
Non-Patent Citations (1)
Title |
---|
Suzhen Wang.Design and research of new biological particle heating stove system.《2018 Chinese Automation Congress (CAC)》.2019,全文. * |
Also Published As
Publication number | Publication date |
---|---|
CN111176694A (en) | 2020-05-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5367640A (en) | System for configuring an input/output board in a computer | |
US5274771A (en) | System for configuring an input/output board in a computer | |
EP0464987A2 (en) | Method and apparatus for initialisation of computer system features | |
US7516316B2 (en) | Method for loading configuration data onto a non-volatile memory and a device using the same | |
US9547489B2 (en) | System and method for modifying a sequence of instructions in a read-only memory of a computing device | |
US7856614B2 (en) | Programmable system-on-chip apparatus and method for updating firmware | |
US7600106B2 (en) | System and method for enabling/disabling write-protection of a basic input output system | |
CN106648793B (en) | Configuration file loading method and device | |
CN109686391B (en) | Nonvolatile memory device, method of operating the same, and nonvolatile memory package | |
CN111176694B (en) | Multi-paging burning method for OTP MCU | |
US20160224451A1 (en) | Multi-Domain Fuse Management | |
US20090063844A1 (en) | Radio frequency control for communication systems | |
JPH05165718A (en) | Processing system | |
US20160224505A1 (en) | Configuring serial devices | |
CN104780328A (en) | Driving method, device, mainboard and television | |
CN104636151A (en) | FPGA chip configuration structure and configuration method based on application memorizers | |
US6205497B1 (en) | System for configuring and input/output board in a computer | |
CN106068494A (en) | The adaptation method of a kind of DPI and electronic equipment | |
CN104954005A (en) | Data output circuit of a semiconductor apparatus | |
CN106598660A (en) | Program memory management device used for microcontroller | |
US20040010643A1 (en) | Method for providing multiple configurations in a computer system with multiple components | |
CN111666038B (en) | Use method of flash memory card opening device, controller of memory device and use method | |
CN113050880B (en) | One-time programmable memory device and fault tolerance method thereof | |
US20210397459A1 (en) | Server with setup menu for the bios settings | |
US5357619A (en) | Paged memory scheme |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |