CN111159077A - Cooperative method and system for SPI double-master device to access same slave device - Google Patents
Cooperative method and system for SPI double-master device to access same slave device Download PDFInfo
- Publication number
- CN111159077A CN111159077A CN201911327062.2A CN201911327062A CN111159077A CN 111159077 A CN111159077 A CN 111159077A CN 201911327062 A CN201911327062 A CN 201911327062A CN 111159077 A CN111159077 A CN 111159077A
- Authority
- CN
- China
- Prior art keywords
- spi bus
- communication control
- slave
- control right
- master
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mobile Radio Communication Systems (AREA)
Abstract
The embodiment of the invention discloses a cooperative method and a cooperative system for SPI double-master equipment to access the same slave equipment, wherein the cooperative method comprises the following steps: the method comprises the steps that two main devices are set as a main device and an auxiliary device in advance, the main device is used for managing the SPI bus communication control right, and the auxiliary device is used for receiving and returning the SPI bus communication control right; judging whether the SPI bus communication control right of the master device reaches the handover time, and if the handover time is reached, sending an SPI bus communication control right release signal to the slave device by the master device; judging whether the slave equipment needs to be accessed by the slave equipment, if so, receiving the communication control right of the SPI bus by the slave equipment, and accessing the slave equipment by the slave equipment through the SPI bus; and after the auxiliary equipment finishes the access to the slave equipment, the auxiliary equipment sends an SPI bus communication control right release signal to the master equipment and releases the SPI bus communication control right to the master equipment. The two main devices can realize respective optimal communication speed, and the access speed of the data of the slave device is improved.
Description
Technical Field
The invention relates to the field of SPI bus communication, in particular to a cooperative method and a cooperative system for SPI double-master equipment to access the same slave equipment.
Background
The SPI bus is a full-duplex synchronous serial bus developed by motorola, and is mainly applied between an EEPROM, a Flash, a Real Time Clock (RTC), a digital-to-analog converter (ADC), a network controller, an MCU, a Digital Signal Processor (DSP), and a digital signal decoder, and generally consists of 4 signal lines:
SDO-Master data output, Slave data input
SDI-master data input, slave data output
SCLK-synchronous clock signal, output by master device
CS-Slave device chip selection, controlled by the Master device
The SPI bus works in a master-slave mode, a plurality of slave devices can be arranged on the bus, but only one master device can be arranged on the bus, each slave device uses different CS pins, when the master device wants to access a certain slave device, the level of the CS pin of the slave device is lowered, and only one slave device can be selected at the same time.
If two masters need to access the same slave, the two masters can access the same slave through one of the relays, for example, the master 1 can directly access the slave, and the master 2 communicates with the master 1 through another communication interface, and then the master 1 relays to indirectly access the slave. But also the access of the master 2 to the slave is affected if there is a problem with the communication between the master 2 and the master 1.
Thus, the prior art is subject to further improvement and advancement.
Disclosure of Invention
To solve the above technical problems, embodiments of the present invention provide a cooperative method and system for an SPI dual-master device to access the same slave device, so as to solve the technical problem that an SPI interface cannot support more than 1 master device to access the same slave device at the same time.
A first aspect of an embodiment of the present invention provides a cooperative method for an SPI dual master device to access a same slave device, where the method includes:
the method comprises the steps that two main devices are set as a main device and an auxiliary device in advance, the main device is used for managing the communication control right of the SPI bus, and the auxiliary device is used for receiving and returning the communication control right of the SPI bus;
judging whether the SPI bus communication control right of the master device reaches the handover time, and if the handover time is reached, sending an SPI bus communication control right release signal to the auxiliary device by the master device;
judging whether the slave equipment needs to be accessed by the slave equipment, if so, receiving the communication control right of the SPI bus by the slave equipment, and accessing the slave equipment by the slave equipment through the SPI bus;
and after the auxiliary equipment finishes the access to the slave equipment, the auxiliary equipment sends an SPI bus communication control right release signal to the master equipment and releases the SPI bus communication control right to the master equipment.
Optionally, the step of sending, by the master device, an SPI bus communication control right release signal to the slave device specifically includes:
and the master device sends an SPI bus communication control right releasing signal to the auxiliary device periodically at preset time to inquire whether the auxiliary device needs to access the auxiliary device.
Optionally, the SPI bus communication control right release signal is a square wave signal having a specific number of specific duty cycles.
Optionally, after the step of setting the two master devices as the master device and the slave device respectively in advance, the method further includes: and adjusting the communication proportion of the master device and the slave device to access the slave device by setting the communication control right transfer time of the SPI bus of the master device in advance.
Optionally, if the secondary device does not need to access the slave device, the secondary device sends an SPI bus communication control right release signal to the master device, and releases the SPI bus communication control right to the master device.
Optionally, the master device and the slave device perform data communication through a CS pin of the SPI bus.
Optionally, when the master device and the slave device access the slave device, the CS pin is used as a chip selection pin of the SPI bus to operate, and when the master device and the slave device perform SPI bus communication control right handover, the CS pin is reused as a general IO pin to operate.
Based on the foregoing method, a second aspect of the embodiments of the present invention provides a cooperative system in which SPI dual master devices access the same slave device, where the system includes:
the system comprises a presetting module, a control module and a control module, wherein the presetting module is used for respectively setting two main devices as a main device and an auxiliary device in advance, the main device is used for managing the communication control right of the SPI bus, and the auxiliary device is used for receiving and returning the communication control right of the SPI bus;
the first judgment module is used for judging whether the SPI bus communication control right of the master device reaches the handover time;
the second judgment module is used for judging whether the auxiliary equipment needs to access the slave equipment or not;
and the controller handover module is configured to send an SPI bus communication control right release signal to the slave device by the master device when the first determination module determines that the handover time is up, receive the SPI bus communication control right by the slave device when the second determination module determines that the slave device needs to access the slave device, send an SPI bus communication control right release signal to the master device by the slave device when the slave device completes accessing the slave device, and release the SPI bus communication control right to the master device.
Optionally, the system further includes a handover time setting module, configured to adjust a communication ratio of the master device and the slave device accessing the slave device by setting a handover time of the SPI bus communication control right of the master device.
Optionally, the system further comprises: and the CS foot setting module is used for taking the CS foot as a chip selection foot of the SPI bus to work when the master device and the auxiliary device access the slave device, and multiplexing the CS foot into a general IO foot to work when the master device and the auxiliary device carry out communication control right handover of the SPI bus.
In the technical scheme provided by the embodiment of the invention, in order to solve the problem of SPI bus access competition, the positions of two main devices are distinguished, one of the two main devices is used as a master device of the SPI bus and is responsible for management of SPI bus communication right, and the other main device is used as an auxiliary device and is responsible for receiving and returning the SPI bus communication right, so that the auxiliary device can access the auxiliary device without communication transfer.
Drawings
Fig. 1 is a flowchart of a cooperative method in which SPI dual master devices access the same slave device in the embodiment of the present invention.
Fig. 2 is a schematic diagram of a transfer timing sequence of SPI bus communication control authority in the embodiment of the present invention.
Fig. 3 is a schematic diagram of an embodiment of a cooperative system in which SPI dual masters access the same slave device in the embodiment of the present invention.
Fig. 4 is a schematic diagram of another embodiment of a cooperative system in which SPI dual masters access the same slave device in the embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1, in an embodiment of the present invention, an embodiment of a cooperative method for an SPI dual master device to access a same slave device includes:
and S1, setting the two master devices as a master device and a slave device in advance respectively, wherein the master device is used for managing the SPI bus communication control right, and the slave device is used for receiving and returning the SPI bus communication control right.
Wherein, this embodiment mainly takes place when there are two main equipments to carry out access control to slave unit through the SPI bus, in order to solve the competition problem of SPI bus access, this embodiment distinguishes two main equipments's position, and one of them is as the leading device of SPI bus, is responsible for the management of SPI bus communication control right, and another one main equipment is as the auxiliary assembly, is responsible for receiving and returning of SPI bus communication control right. That is, under normal conditions, the master device always has the communication control right for the SPI bus, and can always access the slave device to perform read/write operations on the slave device.
And S2, judging whether the SPI bus communication control right of the master device reaches the handover time, and if the handover time is reached, sending an SPI bus communication control right release signal to the slave device by the master device.
In this embodiment, the time for the master device to have the SPI bus communication control right is set, that is, the handover time of the SPI bus communication control right of the master device is set, so as to adjust the communication ratio between the master device and the slave device to access the slave device, thereby achieving the access speeds required by different applications. Namely, the period of the master device giving the communication control right of the SPI bus is adjusted. If the time for the handover is set to be longer, the master device has longer time to enjoy the SPI bus communication control right, and the slave device has longer access time, and accordingly, the slave device has shorter access time. Therefore, the embodiment of the invention can correspondingly adjust the handover time of the master device according to the application requirements of the two master devices, thereby meeting the practical requirements.
The following describes the process as an example in a practical application scenario.
In the wearable electrocardio system, in the process of charging the wearable electrocardio device, the charging device needs to continuously access the wearable electrocardio device, and at the moment, the wearable electrocardio device needs to be accessed and controlled through the remote controller, so that at the moment, the charging device and the remote controller need to simultaneously access the wearable electrocardio device, the charging device and the remote controller serve as two main devices, and the wearable electrocardio device serves as a slave device. In the charging process, the charging equipment can be used as the leading equipment, the remote controller is used as the secondary equipment, the access time of the charging equipment to the wearable electrocardio equipment is longer, and the access time of the remote controller is shorter, so that the handover time of the charging equipment can be set longer, and the wearable electrocardio equipment can be continuously accessed.
In this embodiment, in order to ensure stable and continuous communication, the master device sends an SPI bus communication control right release signal to the slave device periodically at a predetermined time period so as to continuously inquire whether the slave device needs to access the slave device. The SPI bus communication control right release signal of this embodiment is a square wave signal having a specific number of specific duty cycles, and the specific number and specific duty cycles may be set and adjusted according to actual needs, for example, 3 square wave signals having a duty cycle of 50% and a period of 20 ms. Of course, other types of signals, such as different duty cycles and different periods, are also possible, as long as the CS legs can be strictly distinguished during normal communication.
S3, judging whether the slave device needs to access the slave device, if so, receiving the communication control right of the SPI bus by the slave device, and accessing the slave device by the slave device through the SPI bus.
When the time of the master device is up, the slave device needs to be inquired whether the slave device needs to be accessed, and if the slave device needs to be accessed, the slave device can directly receive the SPI bus communication control right released by the master device and access the slave device in a read/write operation mode. At this point, the master device can no longer access the slave devices.
Of course, if the slave device does not need to access the slave device, the slave device sends an SPI bus communication control right release signal to the master device, and directly releases the SPI bus communication control right to the master device.
And S4, after the slave device finishes the access to the slave device, the slave device sends an SPI bus communication control right release signal to the master device, and releases the SPI bus communication control right to the master device.
After the slave equipment accesses the slave equipment, the slave equipment actively sends an SPI bus communication control right release signal to the master equipment and directly releases the SPI bus communication control right to the master equipment, and the process does not need to inquire whether the master equipment needs to access or not.
In this embodiment, the master device and the slave device perform data communication through the CS pin of the SPI bus, and when the master device and the slave device access the slave device, the CS pin operates as a chip select pin of the SPI bus in this embodiment, and when the master device and the slave device perform communication control right handover of the SPI bus, the CS pin is multiplexed to operate as a general IO pin.
Next, the cooperative process of the master device and the slave device is described by using the SPI bus communication control right transfer timing, as shown in fig. 2.
In the first stage, the master device has bus communication right and can read and write the slave device, the CS pin state is CS, the slave device monitors the CS line and waits for the master device to send a control right release signal, and the CS pin state is IO-input; in the second stage, the master device sends out a control right release signal, such as 3 square waves with duty ratio of 50% and period of 20ms, and releases the bus communication right, the CS pin state is IO-output, the auxiliary device monitors the CS line and recognizes the controller release signal of the master device, the auxiliary device receives the control right, and the CS pin state is IO-input; in the third stage, the slave device completes read-write operation on the slave device, the CS pin is in a CS state, the master device monitors a CS line and waits for the slave device to send a controller release signal, and the CS pin is in an IO-input state; and in the fourth stage, the slave equipment outputs a control right release signal which is also 3 square waves with duty ratio of 50% and period of 20ms, the bus communication right is released, the CS foot state is IO-output, the master equipment identifies the controller release signal of the slave equipment and withdraws the bus control right, and the CS foot state is IO-input. Therefore, in the whole cooperation process, the CS leg continuously changes the work content all the time, and the control right is ensured to be handed over.
In summary, by the bus cooperation method of the present invention, the number of the hosts (master devices) on the SPI bus can be increased from one to two, and when an external device (e.g., a charging device) needs to access an SPI interface storage device (or other devices having an SPI interface) inside a certain device (e.g., a wearable electrocardiograph device), communication transfer is not required to be performed, so that the two master devices can both achieve the highest communication speed of their own, and the access speed of data to the slave devices is increased.
Based on the foregoing coordination method, a second aspect of the embodiments of the present invention further provides a coordination system in which an SPI dual master device accesses the same slave device, as shown in fig. 3, the system includes:
the system comprises a presetting module 10, a control module and a control module, wherein the presetting module is used for respectively setting two main devices as a main device and an auxiliary device in advance, the main device is used for managing the communication control right of the SPI bus, and the auxiliary device is used for receiving and returning the communication control right of the SPI bus;
the first judging module 20 is configured to judge whether the SPI bus communication control right of the master device reaches the handover time;
a second determining module 30, configured to determine whether the slave device needs to access the slave device;
a controller handover module 40, configured to send an SPI bus communication control right release signal to the secondary device by the master device when the first determination module 10 determines that the handover time is up, receive the SPI bus communication control right by the secondary device when the second determination module 20 determines that the secondary device needs to access the slave device, send an SPI bus communication control right release signal to the master device by the secondary device when the secondary device finishes accessing the slave device, and release the SPI bus communication control right to the master device.
Preferably, as shown in fig. 4, the system of this embodiment further includes a handover time setting module 50, configured to adjust a communication ratio between the master device and the slave device accessing the slave device by setting a handover time of the SPI bus communication control right of the master device; and a CS pin setting module 60, configured to use the CS pin as a chip selection pin of the SPI bus when the master device and the slave device access the slave device, and reuse the CS pin as a general IO pin when the master device and the slave device perform SPI bus communication control right handover. The specific functions of the functional modules refer to a cooperation method, and are not described in detail again.
Through the above description of the embodiments, those skilled in the art will clearly understand that each embodiment can be implemented by software plus a general hardware platform, and certainly can also be implemented by hardware. Based on such understanding, the technical solution of the present invention may be embodied in the form of a software product, which is stored in a storage medium and includes instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: various media capable of storing program codes, such as a usb disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk, or an optical disk.
The above examples are only intended to illustrate the technical solution of the present invention, but not to limit it; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.
Claims (10)
1. A cooperative method for an SPI dual master device to access the same slave device is characterized by comprising the following steps:
the method comprises the steps that two main devices are set as a main device and an auxiliary device in advance, the main device is used for managing the communication control right of the SPI bus, and the auxiliary device is used for receiving and returning the communication control right of the SPI bus;
judging whether the SPI bus communication control right of the master device reaches the handover time, and if the handover time is reached, sending an SPI bus communication control right release signal to the auxiliary device by the master device;
judging whether the slave equipment needs to be accessed by the slave equipment, if so, receiving the communication control right of the SPI bus by the slave equipment, and accessing the slave equipment by the slave equipment through the SPI bus;
and after the auxiliary equipment finishes the access to the slave equipment, the auxiliary equipment sends an SPI bus communication control right release signal to the master equipment and releases the SPI bus communication control right to the master equipment.
2. The cooperative method for an SPI dual master device to access the same slave device according to claim 1, wherein the step of sending an SPI bus communication control right release signal from the master device to the slave device specifically comprises:
and the master device sends an SPI bus communication control right releasing signal to the auxiliary device periodically at preset time to inquire whether the auxiliary device needs to access the auxiliary device.
3. The cooperative method for an SPI dual master device to access the same slave device according to claim 2, wherein said SPI bus communication control authority release signal is a square wave signal having a specific number of specific duty cycles.
4. The SPI dual master device collaboration method for accessing the same slave device as claimed in claim 1 further comprising, after the step of pre-setting the two master devices as a master device and a slave device respectively: and adjusting the communication proportion of the master device and the slave device to access the slave device by setting the communication control right transfer time of the SPI bus of the master device in advance.
5. The cooperative method for an SPI dual master device to access the same slave device according to claim 1, wherein if the slave device does not need to access a slave device, the slave device sends an SPI bus communication control right release signal to the master device and releases SPI bus communication control right to the master device.
6. The cooperative method for an SPI dual master device to access the same slave device according to claim 1, wherein the master device and the slave device communicate data through a CS pin of an SPI bus.
7. The cooperative method for the SPI dual master device to access the same slave device according to claim 4, wherein when the master device and the slave device access the slave device, the CS pin is operated as a chip select pin of the SPI bus, and when the master device and the slave device perform the SPI bus communication control right handover, the CS pin is multiplexed to be operated as a general IO pin.
8. A cooperative system for an SPI dual master device to access the same slave device as claimed in any one of claims 1 to 7, said system comprising:
the system comprises a presetting module, a control module and a control module, wherein the presetting module is used for respectively setting two main devices as a main device and an auxiliary device in advance, the main device is used for managing the communication control right of the SPI bus, and the auxiliary device is used for receiving and returning the communication control right of the SPI bus;
the first judgment module is used for judging whether the SPI bus communication control right of the master device reaches the handover time;
the second judgment module is used for judging whether the auxiliary equipment needs to access the slave equipment or not;
and the controller handover module is configured to send an SPI bus communication control right release signal to the slave device by the master device when the first determination module determines that the handover time is up, receive the SPI bus communication control right by the slave device when the second determination module determines that the slave device needs to access the slave device, send an SPI bus communication control right release signal to the master device by the slave device when the slave device completes accessing the slave device, and release the SPI bus communication control right to the master device.
9. The SPI cooperative system for dual master devices to access the same slave device according to claim 8, further comprising a handover time setting module configured to adjust a communication ratio between the master device and the slave device to access the slave device by setting a handover time of the SPI bus communication control right of the master device.
10. The SPI dual master device collaboration system for accessing the same slave device as claimed in claim 8 further comprising: and the CS foot setting module is used for taking the CS foot as a chip selection foot of the SPI bus to work when the master device and the auxiliary device access the slave device, and multiplexing the CS foot into a general IO foot to work when the master device and the auxiliary device carry out communication control right handover of the SPI bus.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911327062.2A CN111159077B (en) | 2019-12-20 | 2019-12-20 | Cooperative method and system for SPI double-master device to access same slave device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911327062.2A CN111159077B (en) | 2019-12-20 | 2019-12-20 | Cooperative method and system for SPI double-master device to access same slave device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111159077A true CN111159077A (en) | 2020-05-15 |
| CN111159077B CN111159077B (en) | 2021-06-29 |
Family
ID=70557465
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911327062.2A Active CN111159077B (en) | 2019-12-20 | 2019-12-20 | Cooperative method and system for SPI double-master device to access same slave device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111159077B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6931470B2 (en) * | 2002-02-11 | 2005-08-16 | Motorola, Inc. | Dual access serial peripheral interface |
| CN101582823A (en) * | 2008-05-13 | 2009-11-18 | 深圳迈瑞生物医疗电子股份有限公司 | Communicated method, communication system and communication routing device based on SPI bus |
| US9015394B2 (en) * | 2012-06-22 | 2015-04-21 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Chip select (‘CS’) multiplication in a serial peripheral interface (‘SPI’) system |
| CN104834620A (en) * | 2015-04-29 | 2015-08-12 | 小鸟科技有限公司 | SPI (serial peripheral interface) bus circuit, realization method and electronic equipment |
| CN107766280A (en) * | 2016-08-23 | 2018-03-06 | 北京小米移动软件有限公司 | Terminal communicating method and device |
| CN110037688A (en) * | 2019-04-16 | 2019-07-23 | 深圳星康医疗科技有限公司 | A kind of method and custodial care facility of physiological data collection |
| CN110502466A (en) * | 2019-07-19 | 2019-11-26 | 苏州浪潮智能科技有限公司 | A kind of spi bus is mostly main-mostly from the control method and device of extension |
-
2019
- 2019-12-20 CN CN201911327062.2A patent/CN111159077B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6931470B2 (en) * | 2002-02-11 | 2005-08-16 | Motorola, Inc. | Dual access serial peripheral interface |
| CN101582823A (en) * | 2008-05-13 | 2009-11-18 | 深圳迈瑞生物医疗电子股份有限公司 | Communicated method, communication system and communication routing device based on SPI bus |
| US9015394B2 (en) * | 2012-06-22 | 2015-04-21 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Chip select (‘CS’) multiplication in a serial peripheral interface (‘SPI’) system |
| CN104834620A (en) * | 2015-04-29 | 2015-08-12 | 小鸟科技有限公司 | SPI (serial peripheral interface) bus circuit, realization method and electronic equipment |
| CN107766280A (en) * | 2016-08-23 | 2018-03-06 | 北京小米移动软件有限公司 | Terminal communicating method and device |
| CN110037688A (en) * | 2019-04-16 | 2019-07-23 | 深圳星康医疗科技有限公司 | A kind of method and custodial care facility of physiological data collection |
| CN110502466A (en) * | 2019-07-19 | 2019-11-26 | 苏州浪潮智能科技有限公司 | A kind of spi bus is mostly main-mostly from the control method and device of extension |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111159077B (en) | 2021-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20080195806A1 (en) | System and method for controlling memory operations | |
| CN112398712B (en) | CAN and MLVDS dual-bus-based communication board active/standby control method | |
| EP3502908B1 (en) | Spi-based data transmission method and device | |
| CN110896372B (en) | I2C link switching method, terminal and storage medium | |
| CN111159077B (en) | Cooperative method and system for SPI double-master device to access same slave device | |
| US20130254446A1 (en) | Memory Management Method and Device for Distributed Computer System | |
| JP6055019B2 (en) | PLC system including a plurality of CPU modules and control method | |
| CN101169774B (en) | Multiprocessor system, sharing control device and method for starting slave processor | |
| JPH08328991A (en) | Interface device | |
| CN109901664B (en) | Method, apparatus, system, device and readable storage medium for providing clock signal | |
| US10339085B2 (en) | Method of scheduling system-on-chip including real-time shared interface | |
| CN113064723B (en) | Storage medium, electronic device, bus resource allocation method and device | |
| CN110912634B (en) | Method for realizing clock synchronization based on SPI, storage medium and terminal equipment | |
| CN110572387B (en) | Link layer processing method | |
| JP3345102B2 (en) | Method of resetting a combined module and system using this method | |
| CN113868179B (en) | Communication device of LPC-DPRam and data conversion method | |
| CN115017093A (en) | Method and device for on-chip external bus communication | |
| JPS60201463A (en) | Dma data transfer system | |
| CN113382094A (en) | Module address determination method and device, power module and communication network | |
| CN116244247A (en) | Control method, device and equipment | |
| CN107391413A (en) | Synchronous zero-waiting bus and its access method | |
| CN117749563A (en) | PLC module ad hoc network method, system and equipment | |
| JPS5910627B2 (en) | Transmission right acquisition method in loop communication system | |
| CN117591378A (en) | Temperature control method, system, equipment and storage medium of server | |
| JP3276365B2 (en) | Communication system control processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |