CN111149097A - 一种主芯片、从芯片及芯片间的dma传输系统 - Google Patents

一种主芯片、从芯片及芯片间的dma传输系统 Download PDF

Info

Publication number
CN111149097A
CN111149097A CN201880001215.1A CN201880001215A CN111149097A CN 111149097 A CN111149097 A CN 111149097A CN 201880001215 A CN201880001215 A CN 201880001215A CN 111149097 A CN111149097 A CN 111149097A
Authority
CN
China
Prior art keywords
dma
chip
transmission channel
peripheral
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201880001215.1A
Other languages
English (en)
Other versions
CN111149097B (zh
Inventor
梁智兵
李一帆
陈泽楷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Goodix Technology Co Ltd
Original Assignee
Shenzhen Goodix Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Goodix Technology Co Ltd filed Critical Shenzhen Goodix Technology Co Ltd
Publication of CN111149097A publication Critical patent/CN111149097A/zh
Application granted granted Critical
Publication of CN111149097B publication Critical patent/CN111149097B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1673—Details of memory controller using buffers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Bus Control (AREA)

Abstract

本申请涉及多芯片系统技术领域，提供了一种主芯片、从芯片及芯片间的DMA传输系统。主芯片通过至少一第一传输通道(17)及一第二传输通道(18)与从芯片连接；主芯片包括DMA控制器(2)及MCU(3)，MCU(3)在检测到任意第一传输通道(17)处于空闲状态时，将从芯片的多个第一外设(12)中的一个第一外设(12)配置为DMA模式；DMA控制器(2)通过第一传输通道(17)接收第一外设(12)在DMA模式下产生的DMA请求(req_s_0～req_s_N)，并通过第二传输通道(18)获取第一外设(12)的DMA数据。本申请可使主芯片与从芯片的多个第一外设(12)进行DMA数据传输。

Description

PCT国内申请，说明书已公开。

Claims (20)

  1. PCT国内申请，权利要求书已公开。
CN201880001215.1A 2018-08-23 2018-08-23 一种主芯片、从芯片及芯片间的dma传输系统 Active CN111149097B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2018/102020 WO2020037621A1 (zh) 2018-08-23 2018-08-23 一种主芯片、从芯片及芯片间的dma传输系统

Publications (2)

Publication Number Publication Date
CN111149097A true CN111149097A (zh) 2020-05-12
CN111149097B CN111149097B (zh) 2022-09-06

Family

ID=69592163

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201880001215.1A Active CN111149097B (zh) 2018-08-23 2018-08-23 一种主芯片、从芯片及芯片间的dma传输系统

Country Status (4)

Country Link
US (1) US11188486B2 (zh)
EP (1) EP3644192B1 (zh)
CN (1) CN111149097B (zh)
WO (1) WO2020037621A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114385529A (zh) * 2020-10-16 2022-04-22 瑞昱半导体股份有限公司 直接记忆体存取控制器、使用其之电子装置以及操作其的方法

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113886296B (zh) * 2021-09-29 2023-10-20 上海庆科信息技术有限公司 数据传输方法、装置、设备和存储介质
CN115114200B (zh) * 2022-06-29 2023-11-17 海光信息技术股份有限公司 一种多芯片系统及基于其的启动方法
CN115314159B (zh) * 2022-08-02 2023-08-04 成都爱旗科技有限公司 一种芯片间数据传输方法及装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1700196A (zh) * 2005-06-06 2005-11-23 北京中星微电子有限公司 通过直接存储器访问控制器传输数据的系统及方法
CN101034383A (zh) * 2007-04-24 2007-09-12 北京中星微电子有限公司 一种实现软/硬件复用的dma控制器和传输方法
US20090138645A1 (en) * 2007-11-27 2009-05-28 Chun Ik Jae Soc system

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5590377A (en) * 1995-06-07 1996-12-31 Ast Research, Inc. Automatic control of distributed DMAs in a PCI bus system supporting dual ISA buses
US6154793A (en) * 1997-04-30 2000-11-28 Zilog, Inc. DMA with dynamically assigned channels, flexible block boundary notification and recording, type code checking and updating, commands, and status reporting
US6738845B1 (en) * 1999-11-05 2004-05-18 Analog Devices, Inc. Bus architecture and shared bus arbitration method for a communication device
US6401143B1 (en) * 1999-12-02 2002-06-04 Xerox Corporation Loopback direct memory access control system for a digital scanner
US20060149862A1 (en) * 2005-01-06 2006-07-06 Ivivity, Inc. DMA in processor pipeline
KR20080067774A (ko) * 2007-01-17 2008-07-22 삼성전자주식회사 허가되지 않은 메모리 접근으로부터 비밀 영역을 보호하기위한 방법 및 시스템
US7917674B2 (en) * 2008-10-21 2011-03-29 Aten International Co., Ltd. KVM switch with PIP functions using remote desktop sharing technique
US8473661B2 (en) * 2009-08-14 2013-06-25 Cadence Design Systems, Inc. System and method for providing multi-process protection using direct memory mapped control registers
CN202563495U (zh) * 2012-03-22 2012-11-28 博威通讯系统(深圳)有限公司 一种dma传输装置
US9086438B2 (en) * 2013-04-10 2015-07-21 Test Equipment Plus, Inc. Method and apparatus for a SuperSpeed USB bus powered real-time spectrum analyzer
CN106951388B (zh) * 2017-03-16 2020-06-30 湖南博匠信息科技有限公司 一种基于PCIe的DMA数据传输方法及系统

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1700196A (zh) * 2005-06-06 2005-11-23 北京中星微电子有限公司 通过直接存储器访问控制器传输数据的系统及方法
CN101034383A (zh) * 2007-04-24 2007-09-12 北京中星微电子有限公司 一种实现软/硬件复用的dma控制器和传输方法
US20090138645A1 (en) * 2007-11-27 2009-05-28 Chun Ik Jae Soc system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114385529A (zh) * 2020-10-16 2022-04-22 瑞昱半导体股份有限公司 直接记忆体存取控制器、使用其之电子装置以及操作其的方法

Also Published As

Publication number Publication date
US20200097424A1 (en) 2020-03-26
US11188486B2 (en) 2021-11-30
EP3644192A4 (en) 2020-11-04
WO2020037621A1 (zh) 2020-02-27
CN111149097B (zh) 2022-09-06
EP3644192A1 (en) 2020-04-29
EP3644192B1 (en) 2022-04-20

Similar Documents

Publication Publication Date Title
CN111149097B (zh) 一种主芯片、从芯片及芯片间的dma传输系统
KR101720134B1 (ko) 버스 브리지 장치
EP2506150A1 (en) Method and system for entirety mutual access in multi-processor
WO2016127552A1 (zh) 一种直接内存存取dma控制器及数据传输的方法
CN102841869B (zh) 一种基于fpga的多通道i2c控制器
CN110325974B (zh) 单通信接口及具有内部/外部寻址模式的方法
US9471521B2 (en) Communication system for interfacing a plurality of transmission circuits with an interconnection network, and corresponding integrated circuit
CN108959136B (zh) 基于spi的数据传输加速装置、系统及数据传输方法
CN105095139A (zh) 集成电路总线系统及其数据操作和传输方法
US7469309B1 (en) Peer-to-peer data transfer method and apparatus with request limits
CN114416621A (zh) 一种基于axi协议的总线通信方法及装置
JP2004272386A (ja) マルチプロセッサシステム
US7315913B2 (en) CPU system, bus bridge, control method therefor, and computer system
JP2012521588A (ja) 回路構成におけるデータ交換を制御するための回路構成、および方法
US7139848B1 (en) DMA protocol extension for packet-based transfer
KR102303424B1 (ko) 랜덤 액세스 메모리를 포함하는 하나 이상의 처리 유닛을 위한 직접 메모리 액세스 제어 장치
US20030200374A1 (en) Microcomputer system having upper bus and lower bus and controlling data access in network
JP2008502977A (ja) バス・コントローラのための割り込み方式
US5432910A (en) Coupling apparatus and method for increasing the connection capability of a communication system
CN109992560B (zh) 一种通信方法及通信系统
WO2021031082A1 (zh) 性能监测装置、方法、片上系统、可移动平台及相机
EP3660692A1 (en) Single communication interface and a method with internal/external addressing mode
CN111177048A (zh) 一种ahb总线的设备及其进行数据流传输的方法
CN112783811B (zh) 微控制器架构及架构内数据读取方法
KR100460994B1 (ko) 직접 메모리 액세스 기능을 구비한 광대역 입출력 장치 및그 방법

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant