CN111103960A - Nvme SSD and resetting method and system thereof - Google Patents
Nvme SSD and resetting method and system thereof Download PDFInfo
- Publication number
- CN111103960A CN111103960A CN201911332557.4A CN201911332557A CN111103960A CN 111103960 A CN111103960 A CN 111103960A CN 201911332557 A CN201911332557 A CN 201911332557A CN 111103960 A CN111103960 A CN 111103960A
- Authority
- CN
- China
- Prior art keywords
- reset
- nvme ssd
- management cpu
- cpu
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
Abstract
The invention discloses an Nvme SSD and a reset method and a reset system thereof. The device management CPU resets a protocol layer and a state layer in the Nvme SSD after receiving the reset request, and sends the reset request to the system management CPU; and after receiving the reset request, the system management CPU controls the data processing CPU to execute IO stop operation, controls the FTL layer to execute power-off flush operation, and informs the host to execute SSD power-on loading drive operation by using the device management CPU after the operation is finished. Therefore, the CPU in the Nvme SSD is subjected to hierarchical division among different modules, so that the different modules effectively cooperate to complete the reset process, the reset reliability of the split reset operation is high, and the problem of system disk loss caused by the reset fault is effectively solved.
Description
Technical Field
The invention relates to the field of storage systems, in particular to an Nvme SSD and a resetting method and a resetting system thereof.
Background
With the development of storage systems, Nvme (NVM Express, nonvolatile high speed) SSD (Solid state drives) is widely used. At present, more and more users require that a single or multiple Nvme SSDs in a system are reset on the premise of not turning off a system power supply, so that the robustness and the expansion flexibility of the system are improved. In the prior art, the reset process of the Nvme SSD includes: and issuing a reset request to the Nvme SSD by the host so that the Nvme SSD can simultaneously perform reset operation of the whole structure after receiving the reset request. However, such an integrated reset operation is prone to reset failure, resulting in a system lost disk problem.
Therefore, how to provide a solution to the above technical problem is a problem that needs to be solved by those skilled in the art.
Disclosure of Invention
The invention aims to provide an Nvme SSD and a reset method and a reset system thereof, which are used for carrying out hierarchical division among different modules on a CPU in the Nvme SSD so as to ensure that the different modules effectively cooperate to complete the reset process, and the split reset operation has higher reset reliability, thereby effectively preventing the problem of system disk loss caused by reset failure.
In order to solve the technical problem, the invention provides a reset method of an Nvme SSD, comprising:
dividing a CPU in an Nvme SSD into a device management CPU, a system management CPU and a data processing CPU in advance;
after the device management CPU receives a reset request issued by a host, resetting a protocol layer and a state layer in the Nvme SSD by using the device management CPU, and sending the reset request to the system management CPU;
after the system management CPU receives the reset request, the system management CPU is used for controlling the data processing CPU to execute IO stop operation and controlling an FTL layer in the Nvme SSD to execute power-off flush operation;
and after the FTL layer finishes the power-off flush operation, informing the host to execute the power-on loading drive operation of the Nvme SSD by using the equipment management CPU.
Preferably, the process of receiving the reset request issued by the host by using the device management CPU includes:
when the device management CPU detects that a control register of the Nvme SSD is cleared, determining a TLP message sent by the host received by the device management CPU at the moment as a reset request;
the control register is set when the Nvme SSD is powered on, loaded and driven.
Preferably, the process of resetting a protocol layer and a status layer in the Nvme SSD by using the device management CPU includes:
and resetting a register of the Nvme protocol layer and an internal state machine of the Nvme SSD by using the equipment management CPU.
Preferably, the process of controlling, by the system management CPU, the data processing CPU to execute an IO stop operation includes:
and notifying the data processing CPU to execute a reset action by using the system management CPU so as to enable the data processing CPU to delete the IO queue mapping stored in the Nvme SSD and forbid a hardware unit in the Nvme SSD from IO operation.
Preferably, the process of controlling, by the system management CPU, the FTL layer in the Nvme SSD to execute the power-off flush operation includes:
and informing the FTL layer to execute a reset action by utilizing the system management CPU, so that the FTL layer writes the effective data buffered internally into the NAND in the Nvme SSD in a flushing manner, and executes a data clearing power-off operation.
Preferably, the notifying, by the device management CPU, the host of executing the power-on load driving operation of the Nvme SSD includes:
after the device management CPU receives a power-down completion signal of the FTL layer sent by the system management CPU, the device management CPU is used for setting a power-down completion mark, so that the host executes the power-on loading driving operation of the Nvme SSD after inquiring that the power-down completion mark is set.
Preferably, the reset method further comprises:
and starting timing when the host issues the reset request, and if the power-off completion flag is not set when the timing time reaches the preset time, determining that the reset of the Nvme SSD fails.
Preferably, the reset method further comprises:
and after determining that the Nvme SSD fails to reset, controlling an alarm to send out a reset failure alarm.
In order to solve the above technical problem, the present invention further provides a reset system of an Nvme SSD, which is applied to a CPU in the Nvme SSD, the CPU including:
a data processing CPU;
the device management CPU is used for resetting a protocol layer and a state layer in the NvmesD after receiving a reset request issued by a host, and sending the reset request to the system management CPU; after the FTL layer finishes the power-off flush operation, informing the host to execute the power-on loading drive operation of the Nvme SSD;
and the system management CPU is used for controlling the data processing CPU to execute IO stop operation and controlling an FTL layer in the Nvme SSD to execute power-off flush operation after receiving the reset request.
In order to solve the technical problem, the invention also provides an Nvme SSD, which comprises the reset system of the Nvme SSD.
The invention provides a reset method of an Nvme SSD, which divides a CPU in the Nvme SSD into an equipment management CPU, a system management CPU and a data processing CPU in advance. The device management CPU is used for resetting a protocol layer and a state layer in the Nvme SSD after receiving a reset request issued by the host, and sending the reset request to the system management CPU; and the system management CPU is used for controlling the data processing CPU to execute IO stop operation after receiving the reset request, controlling an FTL layer in the Nvme SSD to execute power-off flush operation, and informing the host computer to execute power-on loading drive operation of the Nvme SSD by using the equipment management CPU after the FTL layer finishes the power-off flush operation. Therefore, the CPU in the Nvme SSD is subjected to hierarchical division among different modules, so that the different modules effectively cooperate to complete the reset process, the reset reliability of the split reset operation is high, and the problem of system disk loss caused by the reset fault is effectively solved.
The invention also provides a reset system of the Nvme SSD and the Nvme SSD, which have the same beneficial effects as the reset method.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings needed in the prior art and the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings without creative efforts.
Fig. 1 is a flowchart of a reset method of an Nvme SSD according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a reset system of an Nvme SSD according to an embodiment of the present invention.
Detailed Description
The core of the invention is to provide the Nvme SSD and the reset method and the reset system thereof, the CPU in the Nvme SSD is hierarchically divided among different modules, so that the different modules effectively cooperate to complete the reset process, and the split reset operation has higher reset reliability, thereby effectively preventing the problem of system disk loss caused by reset failure.
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1, fig. 1 is a flowchart illustrating a method for resetting an Nvme SSD according to an embodiment of the present invention.
The method for resetting the Nvme SSD comprises the following steps:
step S1: the CPU in the Nvme SSD is divided into a device management CPU, a system management CPU and a data processing CPU in advance.
Specifically, the CPU (Central Processing Unit) in the Nvme SSD is divided into a device management CPU, a system management CPU, and a data Processing CPU in advance, so as to perform hierarchical division between different modules of the CPU in the Nvme SSD, and enable different modules to cooperate effectively to complete the reset process.
Step S2: after the device management CPU receives a reset request issued by the host, the protocol layer and the state layer in the Nvme SSD are reset by using the device management CPU, and the reset request is sent to the system management CPU.
Specifically, when the Nvme SSD has a reset requirement, the user needs to issue a reset request to the host. The device management CPU directly interacts with the host through a PCIe (Peripheral Component Interconnect express) interface, and the host issues a reset request to the device management CPU after receiving the reset request.
After receiving a reset request issued by a host, the equipment management CPU resets a protocol layer and a state layer in the Nvme SSD on one hand; and on the other hand, the reset request issued by the host is analyzed, and the analyzed reset request is sent to the system management CPU.
Step S3: and after the system management CPU receives the reset request, the system management CPU is used for controlling the data processing CPU to execute IO stop operation and controlling an FTL layer in the Nvme SSD to execute power-off flush operation.
Specifically, after receiving the reset request, the system management CPU performs module reset management work of the entire system: firstly, a data processing CPU is controlled to execute an IO (Input-Output) stop operation, and then a Flash Translation Layer (FTL) in an Nvme SSD is controlled to execute a power-down flush operation.
Step S4: and after the FTL layer finishes the power-off flush operation, informing the host to execute the power-on loading drive operation of the Nvme SSD by using the equipment management CPU.
Specifically, after detecting that the FTL layer completes the power-off flush operation, the system management CPU notifies the host to execute the power-on loading drive operation of the Nvme SSD by using the device management CPU directly interacting with the host, and the reset of the Nvme SSD is completed.
The invention provides a reset method of an Nvme SSD, which divides a CPU in the Nvme SSD into an equipment management CPU, a system management CPU and a data processing CPU in advance. The device management CPU is used for resetting a protocol layer and a state layer in the Nvme SSD after receiving a reset request issued by the host, and sending the reset request to the system management CPU; and the system management CPU is used for controlling the data processing CPU to execute IO stop operation after receiving the reset request, controlling an FTL layer in the Nvme SSD to execute power-off flush operation, and informing the host computer to execute power-on loading drive operation of the Nvme SSD by using the equipment management CPU after the FTL layer finishes the power-off flush operation. Therefore, the CPU in the Nvme SSD is subjected to hierarchical division among different modules, so that the different modules effectively cooperate to complete the reset process, the reset reliability of the split reset operation is high, and the problem of system disk loss caused by the reset fault is effectively solved.
On the basis of the above-described embodiment:
as an alternative embodiment, a process of receiving a reset request issued by a host by using a device management CPU includes:
when detecting that a control register of the Nvme SSD is cleared by using a device management CPU, determining a TLP (TLP) message sent by a host received by the device management CPU at the moment as a reset request;
the control register is set when the Nvme SSD is powered on, loaded and driven.
Specifically, the process of issuing the reset request by the host includes: the host represents the issuing of the reset request by carrying out zero clearing operation on a control register of the Nvme SSD; meanwhile, the host issues a TLP (a packet format) packet representing the reset request to the device management CPU.
Based on this, when detecting that the control register is cleared, the device management CPU determines that the TLP sent by the host and received by the device management CPU at this time is the reset request. The device management CPU processes the TLP to resolve the reset request issued by the host.
In addition, when the host executes the power-on loading driving operation of the Nvme SSD, the host sets the control register of the Nvme SSD so as to reset the control register when a reset request is issued next time.
As an alternative embodiment, the process of resetting a protocol layer and a status layer in an Nvme SSD by using a device management CPU includes:
and resetting the register of the Nvme protocol layer and the internal state machine of the Nvme SSD by using the equipment management CPU.
Specifically, the protocol layer in the device management CPU reset Nvme SSD is specifically a register in the reset Nvme protocol layer, the register in the Nvme protocol layer is a register in which contents related to the Nvme protocol are stored, and the reset register actually restores the register to a default value.
The device management CPU resets the state layer in the Nvme SSD, specifically an internal state machine of the Nvme SSD, the state machine is composed of a state register and a combinational logic circuit, can perform state transition according to a preset state according to a control signal, and is a control center for coordinating related signal actions and completing specific operations. Resetting the state machine is actually an initialization process of the state machine.
As an alternative embodiment, a process for controlling a data processing CPU to execute an IO stop operation by using a system management CPU includes:
and informing the data processing CPU to execute a reset action by using the system management CPU so that the data processing CPU deletes the IO queue mapping stored in the NvmeSSD and forbids a hardware unit in the NvmeSSD from IO operation.
Specifically, the data processing CPU executes an IO stop operation: and the data processing CPU deletes the IO queue mapping stored in the NvmeSSD and forbids the hardware unit in the NvmeSSD to carry out IO operation.
As an optional embodiment, a process of controlling, by a system management CPU, an FTL layer in an Nvme SSD to execute a power-off flush operation includes:
and informing the FTL layer to execute a reset action by utilizing a system management CPU (Central processing Unit), so that the FTL layer writes the effective data buffered internally into a NAND in the Nvme SSD in a flushing mode, and executes a data clearing power-off operation.
Specifically, the FTL layer performs an electrical flush operation: the FTL layer flushes the internally buffered valid data to NAND (a type of non-volatile memory pellet) in the Nvme SSD to save user data, and then clears the internally buffered data down.
As an alternative embodiment, a process of notifying a host to execute a power-on load driving operation of an Nvme SSD by using a device management CPU includes:
after the device management CPU receives a power-off completion signal of the FTL layer sent by the system management CPU, the device management CPU sets a power-off completion mark, so that the host executes power-on loading driving operation of the Nvme SSD after inquiring that the power-off completion mark is set.
Specifically, the system management CPU sends a power-off completion signal to the device management CPU after detecting that the FTL layer completes the power-off flush operation. And the equipment management CPU sets the power-off completion mark after receiving the power-off completion signal for the query of the host. And after inquiring that the power-off completion flag is set, the host executes the power-on loading driving operation of the Nvmesds.
As an optional embodiment, the reset method further includes:
and starting timing when the host sends the reset request, and determining that the reset of the Nvme SSD fails if the power-off completion flag is not set when the timing time reaches the preset time.
Further, the power-down completion flag is to complete the set operation within a specified time, otherwise the reset is considered to fail. Specifically, timing is started when the host issues the reset request, and if the power-off completion flag is not set when the timing time reaches the preset time, it is determined that the Nvme SSD fails to reset.
Based on this, for the host, the host starts timing when issuing the reset request, inquires the power-off completion flag when the timing time reaches the preset time, and if the power-off completion flag is set, considers that the reset lower current process of the Nvme SSD is completed, and can continue the subsequent power-on loading drive process; if the power-off completion flag is not set, the reset of the Nvme SSD is considered to be failed, and the subsequent power-on loading drive process is not continued, so that a corresponding alarm action is performed.
As an optional embodiment, the reset method further includes:
and after determining that the Nvme SSD fails to reset, controlling an alarm to send out a reset failure alarm.
Further, the method and the device can control the alarm to send the reset failure alarm after the Nvme SSD is determined to be failed to reset so as to inform the user of the reset failure of the Nvme SSD, and therefore the user can conveniently carry out corresponding measure processing.
Referring to fig. 2, fig. 2 is a schematic structural diagram of a reset system of an Nvme SSD according to an embodiment of the present invention.
The reset system of the Nvme SSD is applied to a CPU in the Nvme SSD, and the CPU comprises:
a data processing CPU 1;
the device management CPU 2 is used for resetting a protocol layer and a state layer in the Nvme SSD after receiving a reset request issued by the host, and sending the reset request to the system management CPU 3; after the FTL layer finishes the power-off flush operation, informing the host to execute the power-on loading drive operation of the Nvme SSD;
and the system management CPU 3 is used for controlling the data processing CPU 1 to execute IO stop operation after receiving the reset request, and controlling an FTL layer in the Nvme SSD to execute power-off flush operation.
For introduction of the reset system provided in the present application, please refer to the above-mentioned embodiment of the reset method, which is not described herein again.
The application also provides an Nvme SSD, which comprises the reset system of the Nvme SSD.
For the introduction of the Nvme SSD, please refer to the embodiment of the reset system, which is not described herein again.
It is further noted that, in the present specification, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (10)
1. A method for resetting an Nvme SSD is characterized by comprising the following steps:
dividing a CPU in an Nvme SSD into a device management CPU, a system management CPU and a data processing CPU in advance;
after the device management CPU receives a reset request issued by a host, resetting a protocol layer and a state layer in the Nvme SSD by using the device management CPU, and sending the reset request to the system management CPU;
after the system management CPU receives the reset request, the system management CPU is used for controlling the data processing CPU to execute IO stop operation and controlling an FTL layer in the Nvme SSD to execute power-off flush operation;
and after the FTL layer finishes the power-off flush operation, informing the host to execute the power-on loading drive operation of the Nvme SSD by using the equipment management CPU.
2. The Nvme SSD reset method of claim 1, wherein the process of receiving a reset request issued by a host by the device management CPU comprises:
when the device management CPU detects that a control register of the Nvme SSD is cleared, determining a TLP message sent by the host received by the device management CPU at the moment as a reset request;
the control register is set when the Nvme SSD is powered on, loaded and driven.
3. The Nvme SSD reset method of claim 1, wherein said process of resetting a protocol layer and a status layer in the Nvme SSD using said device management CPU comprises:
and resetting a register of the Nvme protocol layer and an internal state machine of the Nvme SSD by using the equipment management CPU.
4. The Nvme SSD reset method of claim 3, wherein said controlling said data processing CPU by said system management CPU to execute IO stop operations comprises:
and notifying the data processing CPU to execute a reset action by using the system management CPU so as to enable the data processing CPU to delete the IO queue mapping stored in the Nvme SSD and forbid a hardware unit in the Nvme SSD from IO operation.
5. The Nvme SSD reset method of claim 4, wherein the controlling, by the system management CPU, the FTL layer in the Nvme SSD to execute the power-down flush operation comprises:
and informing the FTL layer to execute a reset action by utilizing the system management CPU, so that the FTL layer writes the effective data buffered internally into the NAND in the Nvme SSD in a flushing manner, and executes a data clearing power-off operation.
6. The Nvme SSD reset method of any of claims 1-5, wherein said notifying the host of executing a power-on load drive operation of the Nvme SSD using the device management CPU comprises:
after the device management CPU receives a power-down completion signal of the FTL layer sent by the system management CPU, the device management CPU is used for setting a power-down completion mark, so that the host executes the power-on loading driving operation of the Nvme SSD after inquiring that the power-down completion mark is set.
7. The Nvme SSD reset method of claim 6, wherein the reset method further comprises:
and starting timing when the host issues the reset request, and if the power-off completion flag is not set when the timing time reaches the preset time, determining that the reset of the Nvme SSD fails.
8. The Nvme SSD reset method of claim 7, wherein the reset method further comprises:
and after determining that the Nvme SSD fails to reset, controlling an alarm to send out a reset failure alarm.
9. The reset system of the Nvme SSD is characterized in that the reset system is applied to a CPU in the Nvme SSD, and the CPU comprises:
a data processing CPU;
the device management CPU is used for resetting a protocol layer and a state layer in the Nvme SSD after receiving a reset request issued by a host, and sending the reset request to the system management CPU; after the FTL layer finishes the power-off flush operation, informing the host to execute the power-on loading drive operation of the Nvme SSD;
and the system management CPU is used for controlling the data processing CPU to execute IO stop operation and controlling an FTL layer in the Nvme SSD to execute power-off flush operation after receiving the reset request.
10. An Nvme SSD, characterized by a reset system of the Nvme SSD of claim 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911332557.4A CN111103960B (en) | 2019-12-22 | 2019-12-22 | Nvme SSD and resetting method and system thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911332557.4A CN111103960B (en) | 2019-12-22 | 2019-12-22 | Nvme SSD and resetting method and system thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111103960A true CN111103960A (en) | 2020-05-05 |
| CN111103960B CN111103960B (en) | 2021-06-29 |
Family
ID=70422499
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911332557.4A Active CN111103960B (en) | 2019-12-22 | 2019-12-22 | Nvme SSD and resetting method and system thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111103960B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111857579A (en) * | 2020-06-30 | 2020-10-30 | 广东浪潮大数据研究有限公司 | SSD (solid State disk) controller resetting method, system and device and readable storage medium |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103136136A (en) * | 2012-11-23 | 2013-06-05 | 香港应用科技研究院有限公司 | Method and system for performing data transmission of flash memory media |
| CN106340318A (en) * | 2015-07-10 | 2017-01-18 | 爱思开海力士有限公司 | Power On Reset Circuit And Semiconductor Memory Device Including The Same |
| CN109388526A (en) * | 2018-11-01 | 2019-02-26 | 郑州云海信息技术有限公司 | A kind of control circuit and the method for resetting operation |
| CN109739328A (en) * | 2018-12-28 | 2019-05-10 | 郑州云海信息技术有限公司 | A kind of reset circuit and method M.3SSD |
| US20190179660A1 (en) * | 2016-02-24 | 2019-06-13 | Samsung Electronics Co., Ltd. | Vm-aware ftl design for sr-iov nvme ssd |
-
2019
- 2019-12-22 CN CN201911332557.4A patent/CN111103960B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103136136A (en) * | 2012-11-23 | 2013-06-05 | 香港应用科技研究院有限公司 | Method and system for performing data transmission of flash memory media |
| CN106340318A (en) * | 2015-07-10 | 2017-01-18 | 爱思开海力士有限公司 | Power On Reset Circuit And Semiconductor Memory Device Including The Same |
| US20190179660A1 (en) * | 2016-02-24 | 2019-06-13 | Samsung Electronics Co., Ltd. | Vm-aware ftl design for sr-iov nvme ssd |
| CN109388526A (en) * | 2018-11-01 | 2019-02-26 | 郑州云海信息技术有限公司 | A kind of control circuit and the method for resetting operation |
| CN109739328A (en) * | 2018-12-28 | 2019-05-10 | 郑州云海信息技术有限公司 | A kind of reset circuit and method M.3SSD |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111857579A (en) * | 2020-06-30 | 2020-10-30 | 广东浪潮大数据研究有限公司 | SSD (solid State disk) controller resetting method, system and device and readable storage medium |
| CN111857579B (en) * | 2020-06-30 | 2024-02-09 | 广东浪潮大数据研究有限公司 | SSD disk controller resetting method, SSD disk controller resetting system, SSD disk controller resetting device and readable storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111103960B (en) | 2021-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI684868B (en) | Memory controller and operating method thereof, and controlling method of a memory system | |
| CN107122321B (en) | Hardware repair method, hardware repair system, and computer-readable storage device | |
| US9542267B2 (en) | Enhanced recovery mechanisms | |
| US10133668B2 (en) | Technologies for providing cross data storage device communications | |
| US7930507B2 (en) | Method of providing to a processor an estimated completion time of a storage operation | |
| US20150089287A1 (en) | Event-triggered storage of data to non-volatile memory | |
| US20110099325A1 (en) | User device and mapping data management method thereof | |
| TWI528165B (en) | System for power management | |
| US10579300B2 (en) | Information handling system firmware persistent memory runtime reclaim | |
| US20170068480A1 (en) | Power Saving Methodology for Storage Device Equipped with Task Queues | |
| WO2015074232A1 (en) | Method for migrating memory data, computer and device | |
| CN108170446B (en) | Firmware confirmation command processing method and system | |
| TW201915754A (en) | Data storage device and operating method thereof | |
| CN111103960B (en) | Nvme SSD and resetting method and system thereof | |
| US11132308B2 (en) | Semiconductor device and semiconductor system | |
| KR101455085B1 (en) | A method and a storage device estimating a completion time for a storage operation | |
| JP6599725B2 (en) | Information processing apparatus, log management method, and computer program | |
| CN101436097B (en) | Electronic device and wake-up method thereof | |
| CN103890713A (en) | Apparatus and method for managing register information in a processing system | |
| TWI665606B (en) | A system and a method for testing a data storage device | |
| CN101281416A (en) | Method for ensuring system closedown completion | |
| CN109426563B (en) | Process management method and device | |
| CN115794153A (en) | Firmware upgrading method and related equipment | |
| US20140181492A1 (en) | Method of booting an electronic system and an electronic system applying the same | |
| CN108287670B (en) | Method for protecting data during system shutdown and BMC |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |