CN111103717A - Array substrate and display panel - Google Patents

Array substrate and display panel Download PDF

Info

Publication number
CN111103717A
CN111103717A CN202010028432.9A CN202010028432A CN111103717A CN 111103717 A CN111103717 A CN 111103717A CN 202010028432 A CN202010028432 A CN 202010028432A CN 111103717 A CN111103717 A CN 111103717A
Authority
CN
China
Prior art keywords
auxiliary line
row
scanning
touch electrodes
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202010028432.9A
Other languages
Chinese (zh)
Inventor
郭蕾
张郑欣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Beijing BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Beijing BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Beijing BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202010028432.9A priority Critical patent/CN111103717A/en
Publication of CN111103717A publication Critical patent/CN111103717A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/13338Input devices, e.g. touch panels
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G06F3/0412Digitisers structurally integrated in a display
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3674Details of drivers for scan electrodes

Abstract

The application provides an array substrate, display panel can improve touch-control display panel at the edge of touch-control electrode, the problem of showing the horizontal line appears easily. The array substrate includes: the touch screen comprises a substrate, a scanning line, a touch electrode and a first auxiliary line group. The touch electrodes are arranged in n rows and m columns and are multiplexed as common electrodes. And along the extension direction of the scanning lines, orthographic projections of the touch electrodes in the same row and the t scanning lines on the substrate are overlapped. The touch electrodes in the ith row are overlapped with the orthographic projections of the two first auxiliary line groups on the substrate. In one first auxiliary line group corresponding to the ith row of touch electrodes, at least one first auxiliary line is in one-to-one correspondence with and electrically connected with at least one of the t-k scanning lines to the t-th scanning lines corresponding to the ith-1 row of touch electrodes. In another first auxiliary line group corresponding to the ith row of touch electrodes, at least one first auxiliary line corresponds to and is electrically connected with at least one of the 1 st to the (k + 1) th scanning lines corresponding to the (i + 1) th row of touch electrodes.

Description

Array substrate and display panel
Technical Field
The application relates to the technical field of display, in particular to an array substrate and a display panel.
Background
With the continuous progress of display technology, touch display technology is increasingly applied to various fields. In the touch display panel, the common electrode layer is divided into a plurality of touch electrodes, and a common voltage signal is provided by time division multiplexing, namely the common electrode is used as the common electrode in the display time period, and the touch electrode is used as the touch electrode in the touch time period to provide a touch signal, so that the effect of integrating touch and display is achieved.
However, in the current touch display panel, the display frame is at the edge of each touch electrode, and the problem of cross striations is easy to occur.
Disclosure of Invention
The embodiment of the application provides an array substrate and a display panel, which are used for solving the problem that a display frame of the touch display panel is easy to have cross striations at the edge of each touch electrode.
In order to achieve the above purpose, the embodiment of the present application adopts the following technical solutions:
a first aspect of embodiments of the present application provides an array substrate. The array substrate is provided with a display area and a peripheral area. The array substrate includes: the touch display device comprises a substrate, a plurality of scanning lines, a plurality of touch electrodes and a plurality of first auxiliary line groups, wherein the scanning lines, the touch electrodes and the first auxiliary line groups are arranged on the substrate and are positioned in a display area. The scanning lines extend to the peripheral area and are connected with the gate drive circuit. The touch electrodes are arranged in n rows and m columns, and the touch electrodes are multiplexed as common electrodes. The touch electrodes and the scanning lines are arranged in different layers, and the touch electrodes in the same row are overlapped with the orthographic projections of the t scanning lines on the substrate along the extending direction of the scanning lines. n, m and t are positive integers. The first auxiliary line group comprises at least one first auxiliary line, and the touch electrodes in the ith row are overlapped with the orthographic projections of the two first auxiliary line groups on the substrate. I is more than or equal to 2 and less than or equal to n-1, and i is a positive integer. In one first auxiliary line group corresponding to the ith row of touch electrodes, at least one first auxiliary line is in one-to-one correspondence with and electrically connected with at least one of the t-k scanning lines to the t-th scanning lines corresponding to the ith-1 row of touch electrodes. In another first auxiliary line group corresponding to the ith row of touch electrodes, at least one first auxiliary line corresponds to and is electrically connected with at least one of the 1 st to the (k + 1) th scanning lines corresponding to the (i + 1) th row of touch electrodes. The number of the at least one first auxiliary line is less than or equal to k +1, and k is a positive integer. The scanning signals output by the gate driving circuit and sequentially received by any k +2 scanning lines which are adjacent in sequence have overlapping stages in terms of time.
Optionally, the first auxiliary line group includes k +1 first auxiliary lines. In one first auxiliary line group corresponding to the ith row of touch electrodes, k +1 first auxiliary lines are in one-to-one correspondence with and electrically connected with the t-k scanning lines to the t-th scanning lines corresponding to the ith-1 row of touch electrodes. In the other first auxiliary line group corresponding to the ith row of touch electrodes, k +1 first auxiliary lines are in one-to-one correspondence with and electrically connected with the 1 st to k +1 th scanning lines corresponding to the ith +1 th row of touch electrodes.
Optionally, the 1 st row of touch electrodes overlaps with the orthographic projections of the two first auxiliary line groups on the substrate, and k +1 first auxiliary lines of one of the first auxiliary line groups correspond to the 1 st to k +1 st scan lines corresponding to the 2 nd row of touch electrodes in a one-to-one correspondence and are electrically connected. The k +1 auxiliary lines in the other first auxiliary line group are connected to the low voltage terminal. The touch electrodes in the nth row are overlapped with the orthographic projections of the two first auxiliary line groups on the substrate, and the k +1 first auxiliary lines in one first auxiliary line group are in one-to-one correspondence with the t-k scanning lines to the t scanning lines corresponding to the touch electrodes in the nth-1 row and are electrically connected. The k +1 first auxiliary lines in the other first auxiliary line group are connected to the low voltage terminal.
Optionally, the display area includes a plurality of sub-pixel areas distributed in an array, and the sub-pixel areas are provided with pixel circuits and pixel electrodes. Each scanning line is electrically connected with the pixel circuits in the row of sub-pixel areas respectively, and each first auxiliary line is connected with the pixel circuits in the row of sub-pixel areas respectively. The pixel circuit includes a first switch sub-circuit and a second switch sub-circuit for a pixel circuit connected to both the scan line and the first auxiliary line. The first switch sub-circuit is electrically connected with the scanning line, the data line and the pixel electrode, and is configured to be turned on under the control of a scanning signal from the scanning line to transmit a data signal on the data line to the pixel electrode. The second switch sub-circuit is electrically connected with the scanning line, the first auxiliary line, the data line and the pixel electrode, and is configured to be turned on or off under the control of a scanning signal from the scanning line and a scanning signal on the first auxiliary line.
Optionally, for other pixel circuits, the pixel circuit includes a first switching sub-circuit and a third switching sub-circuit. The third switching sub-circuit is electrically connected to the scanning line, the data line, the second auxiliary line, and the pixel electrode, and is configured to maintain an off state under control from a scanning signal on the scanning line and a low voltage signal on the second auxiliary line. Each second auxiliary line is respectively connected with the pixel circuits in one row of the sub-pixel areas.
Optionally, the first switch sub-circuit comprises a first transistor. The grid electrode of the first transistor is electrically connected with the scanning line, the first electrode of the first transistor is electrically connected with the data line, and the second electrode of the first transistor is electrically connected with the pixel electrode.
Optionally, the second switching sub-circuit and the third switching sub-circuit each include a second transistor and a third transistor. The grid electrode of the second transistor is electrically connected with the scanning line, the first pole of the second transistor is electrically connected with the data line, and the second pole of the second transistor is electrically connected with the first pole of the third transistor. The second electrode of the third transistor is electrically connected to the pixel electrode. In the second switch sub-circuit, the gate of the third transistor is electrically connected to the first auxiliary line. In the third switching sub-circuit, the gate of the third transistor is electrically connected to the second auxiliary line.
Optionally, the array substrate includes a gate driving circuit disposed in the peripheral region. The gate driving circuit comprises a plurality of GOA units which are sequentially cascaded. The GOA units comprise signal output ends, the GOA units correspond to the scanning lines one to one, and the scanning lines in one-to-one correspondence are electrically connected with the signal output ends of the GOA units.
Optionally, the array substrate further includes x clock control lines disposed in the peripheral region and connected to the gate driving circuit, and the clock control lines are configured to transmit clock signals to the gate driving circuit. k +1 ═ x/2-1.
Optionally, for one of the first auxiliary line groups corresponding to the ith row of touch electrodes, the first auxiliary line in the first auxiliary line group is electrically connected to the scanning line corresponding to the (i-1) th row of touch electrodes, and k +1 first auxiliary lines in the first auxiliary line group are respectively connected to the pixel circuits in the same row of sub-pixels corresponding to the 1 st to k +1 th scanning lines corresponding to the ith row of touch electrodes. For another first auxiliary line group corresponding to the ith row of touch electrodes, k +1 first auxiliary lines in the first auxiliary line group are respectively connected with pixel circuits in the sub-pixels in the same row corresponding to the t-k scanning lines to the t scanning lines corresponding to the ith row of touch electrodes.
A second aspect of embodiments of the present application provides a display panel, including the array substrate provided in the first aspect.
The application provides an array substrate and a display panel. When k +2 scanning lines of sequentially received scanning signals with overlapping stages in time are located in an area covered by two adjacent rows of touch electrodes, due to the fact that the last k +1 scanning lines corresponding to the previous row of touch electrodes are scanned, at least one first auxiliary line corresponding to the next row of touch electrodes can have the scanning signals. Similarly, when the front k +1 scanning lines corresponding to the next row of touch electrodes are scanned, at least one first auxiliary line corresponding to the previous row of touch electrodes may have a scanning signal. In this way, the scanning signal compensation on the first auxiliary line increases the number of signal lines coupled with the common electrode at the edge of the touch electrode, and reduces the difference between the degree of coupling between the edge and the center, thereby improving the cross striation phenomenon at the edge of the touch electrode.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present application, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
Fig. 1 is a schematic view of a liquid crystal display device according to an embodiment of the present disclosure;
FIG. 2a is a schematic view of an array substrate in the prior art;
FIG. 2b is a schematic diagram of a touch electrode in the prior art;
FIG. 3 is a timing diagram of scanning signals of a touch display panel in the prior art;
fig. 4 is a schematic view of an array substrate according to an embodiment of the present disclosure;
fig. 5a is a schematic diagram of a pixel circuit according to an embodiment of the present disclosure;
fig. 5b is a schematic structural diagram of a pixel circuit according to an embodiment of the present disclosure;
fig. 5c is a schematic diagram of another pixel circuit according to an embodiment of the present disclosure;
fig. 5d is a schematic structural diagram of another pixel circuit according to an embodiment of the present disclosure;
fig. 6a is a schematic view illustrating a configuration of first auxiliary lines of an array substrate according to an embodiment of the present disclosure;
fig. 6b is a schematic view illustrating an arrangement manner of first auxiliary lines of another array substrate according to an embodiment of the present disclosure;
fig. 7a is a schematic view of an array substrate according to an embodiment of the present disclosure;
FIG. 7b is a timing diagram of scan signals of the array substrate shown in FIG. 7 a;
fig. 8a is a schematic view of another array substrate according to an embodiment of the present disclosure;
FIG. 8b is a timing diagram of scan signals of the array substrate shown in FIG. 8 a;
FIG. 9a is a Vcom curve of a common electrode in the prior art;
fig. 9b is a Vcom curve of the common electrode of the display panel provided in the present application.
Reference numerals:
01-a display panel; 02-backlight module; 10-an array substrate; 20-pair of cassette substrates; 30-a liquid crystal layer; 101-subpixel region; 1011-drive transistor; 1012-pixel electrodes; 102-a common electrode layer; 103-touch signal lines; 11-a display area; 12-a peripheral zone; 100-a substrate; 121-gate drive circuit; 13-first auxiliary line group; 131-a first auxiliary line; tx-touch electrode; 110-pixel circuits; 111-a first switch sub-circuit; 112-a second switching sub-circuit; 113-a third switching sub-circuit; 132-second auxiliary line.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
In the following, the terms "first", "second", etc. are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first," "second," etc. may explicitly or implicitly include one or more of that feature. In the description of the present application, "a plurality" means two or more unless otherwise specified.
Further, in the present application, directional terms such as "upper", "lower", and the like may include, but are not limited to, being defined relative to a schematically-disposed orientation of components in the drawings, it being understood that these directional terms may be relative concepts that are intended for relative description and clarification, and that will vary accordingly depending on the orientation of the components in the drawings in which they are disposed.
In this application, unless expressly stated or limited otherwise, the term "coupled" is to be construed broadly, e.g., "coupled" may be directly or indirectly coupled through intervening media.
Some embodiments of the present application provide a display device. The display device may be, for example, a mobile phone, a tablet pc, a tv, a desktop pc, an intelligent wearable product (smart watch, bracelet), a Personal Digital Assistant (PDA), a car-mounted computer, or the like. The embodiment of the present application does not specifically limit the specific form of the display device.
In some embodiments of the present application, the display device may be a Liquid Crystal Display (LCD). As shown in fig. 1, the LCD mainly includes a display panel 01 and a backlight unit (BLU) 02. The display panel 01 includes an array substrate 10 and an opposite-box substrate 20, which are oppositely disposed, and a liquid crystal layer 30 located between the array substrate 10 and the opposite-box substrate 20. Wherein, a common electrode layer is disposed in the array substrate 10.
In the related art, as shown in fig. 2a, the array substrate 10 includes: a plurality of scan lines GL, a plurality of data lines DL, and a plurality of subpixel regions 101 defined by intersections of the scan lines GL and the data lines DL. Each sub-pixel region 101 is provided with: the driving transistor 1011 and the pixel electrode 1012, and the drain of the driving transistor 1011 is connected to the pixel electrode 1012. In addition, the array substrate 10 is further provided with a common electrode layer 102, and the common electrode layer 102 is arranged in a different layer from the scanning line GL.
In the related art, in order to implement the touch function, as shown in fig. 2b, the common electrode layer 102 needs to be divided into a plurality of common electrodes, and each common electrode is multiplexed as the touch electrode Tx. Meanwhile, in order to implement time-sharing control of touch and display, each touch electrode Tx needs to be supplied with a voltage signal through a separate touch signal line 103. The touch signal lines 103 provide touch sensing signals to the corresponding touch electrodes Tx during the touch detection phase and provide common voltage signals to the corresponding touch electrodes Tx during the display phase.
For example, in normal display, the touch signal line 103 outputs a common voltage (Vcom) to the common electrode, and outputs a touch detection square wave to detect a touch for a blank time between rows or between frames. The touch control and the display control are carried out in a time-sharing manner, so that the touch and display functions can be realized. Therefore, the touch electrode Tx is directly integrated in the display panel, so that the manufacturing cost is greatly reduced, the production efficiency is improved, and the panel thickness is reduced.
As shown in fig. 2b, when the common electrode is multiplexed as the touch electrode Tx, each touch electrode Tx overlaps a plurality of scan lines GL, so that a parasitic capacitance exists between the touch electrode Tx and each corresponding scan line GL. In the display stage, the touch electrode Tx receives a common voltage, and the scan lines GL are sequentially inputted with scan signals, and due to the parasitic capacitance, the common voltage of the common electrode is interfered, so that the voltage of the common electrode is easily pulled by the scan signals on the scan lines GL. The degree of coupling of the common electrode with the scanning lines GL is proportional to the number of scanning lines GL covered by the common electrode and simultaneously loaded with scanning signals.
The timing of the scanning signals inputted to the scanning lines GL is, for example, as shown in fig. 3, where Gsum is the number of scanning lines GL to which the scanning signals are inputted at each time. As shown in fig. 3, the scanning signals received by at most 4 scanning lines GL adjacent to each other in sequence have overlapping phases in time. However, for each touch electrode Tx, when the 1 st to 3 th scanning lines GL of the scanning lines GL corresponding to the touch electrode Tx are scanned and the 4 th scanning line is completed and the 3 rd to 1 st scanning line GL is scanned, only the scanning signals received by the 1 to 3 scanning lines GL have overlapping phases in time (for example, T1 and T3 phases in fig. 3), which results in different degrees of coupling of the common voltage at the edge and the middle along the data line DL direction (for example, Txc in fig. 3) for the single touch electrode Tx. The common voltage is pulled up to different degrees, which may cause a horizontal stripe phenomenon at the edge of the touch electrode Tx.
In view of this, some embodiments of the present disclosure provide an array substrate 10, as shown in fig. 4, the array substrate 10 has a display area 11 and a peripheral area 12.
The array substrate 10 includes a substrate 100, and a plurality of scan lines GL disposed on the substrate 100 and located in the display area 11, wherein the scan lines GL extend to the peripheral area 12 and are connected to the gate driving circuit 121. In the display stage, the gate driving circuit 121 is configured to sequentially output scanning signals to the plurality of scanning lines GL. Taking the high-level signal as the active signal, the high-level active signal received by each scan line GL lasts for a first fixed time, and the scan lines GL of the two adjacent scan lines GL receive the scan signals in a sequential order (for example, the scan lines extend along the horizontal direction, and the scan lines GL extend from top to bottom), and the scan signals received by the scan lines GL of the two adjacent scan lines GL last for a second fixed time, and the scan signals on the two adjacent scan lines GL overlap in time.
The array substrate 10 further includes a plurality of touch electrodes Tx, as shown in fig. 4, the touch electrodes Tx are arranged in n rows and m columns, and the touch electrodes Tx may be multiplexed as a common electrode. The touch electrodes Tx and the scanning lines GL are disposed in different layers, and along the extending direction of the scanning lines GL, the touch electrodes Tx in the same row overlap with the orthographic projections of the t scanning lines GL on the substrate 100. It can be understood that the t scanning lines GL corresponding to each row of the touch electrodes Tx are sequentially inputted with the scanning signal, after the last (t-th) scanning line GL of the previous row of the touch electrodes Tx is inputted with the scanning signal, the first scanning line GL of the next row of the touch electrodes Tx is inputted with the scanning signal, and so on.
Illustratively, as shown in fig. 4, the touch electrode Tx located in the first row11~Tx1mAnd t scanning lines GL11~GL1tOrthographic projection on the substrate 100 is overlapped, and the touch electrode positioned on the ith row is overlapped with the t scanning lines GLi1~GLitOrthographic projection on the substrate 100 is overlapped, and the touch electrode on the nth row is overlapped with the t scanning lines GLn1~GLntThe orthographic projections on the substrate 100 overlap. T scanning lines GL corresponding to touch electrodes in the first row11~GL1tFrom the 1 st scanning line GL11Starting to receive the scanning signals in sequence, when the t-th scanning line GL corresponding to the touch electrode in the first row1tAfter receiving the scanning signal, the scanning signals are sequentially received from the 1 st scanning line, and so on, next to the t scanning lines corresponding to the touch electrodes in the second row.
Wherein n, m, t and i are positive integers, and i is more than or equal to 2 and less than or equal to n-1.
In this case, in some embodiments, a Touch and Display Driver Integration (TDDI) technology may be adopted to integrate the touch chip for controlling the touch sensing signal and the display chip for controlling the display signal into a single chip, so as to save cost.
In addition, the array substrate 10 further includes a plurality of first auxiliary line groups 13. As shown in fig. 4, the first auxiliary line group 13 includes at least one first auxiliary line 131. The ith row of touch electrodes Tx overlaps with the orthographic projections of the two first auxiliary line groups 13 on the substrate 100.
On this basis, as shown in fig. 4, in one of the first auxiliary line groups 13 corresponding to the ith row of touch electrodes Tx, at least one first auxiliary line 131 corresponds to and is electrically connected to at least one of the t-k th to t-th scanning lines GL corresponding to the ith-1 row of touch electrodes Tx. That is, one first auxiliary line group 13 of the two first auxiliary line groups 13 corresponding to the ith row of touch electrodes Tx includes at least one first auxiliary line 131, and the at least one first auxiliary line 131 is in one-to-one correspondence with and electrically connected to at least one of the last k +1 scanning lines GL of the scanning lines GL covered by the previous row of touch electrodes Tx.
In the other first auxiliary line group 13 corresponding to the ith row of touch electrodes Tx, at least one first auxiliary line 131 corresponds to and is electrically connected to at least one of the 1 st to k +1 th scanning lines GL corresponding to the (i + 1) th row of touch electrodes Tx. That is, the other first auxiliary line group 13 corresponding to the ith row of touch electrodes Tx includes at least one first auxiliary line 131, and the at least one first auxiliary line 131 is in one-to-one correspondence with and electrically connected to at least one of the first k +1 scanning lines GL in the scanning lines GL covered by the last row of touch electrodes Tx.
The number of the first auxiliary lines 131 in the first auxiliary line group 13 is less than or equal to k +1, and k is a positive integer.
It should be noted that, in fig. 4, it is illustrated that each first auxiliary line group 13 includes 2 first auxiliary lines 131, and in other embodiments, the first auxiliary line group may include 1 or more first auxiliary lines, which is not limited in this application as long as the number of the first auxiliary lines 131 is satisfied: it is preferably 1 or more and k +1 or less.
The scanning signals output by the gate driving circuit and sequentially received by any k +2 scanning lines which are sequentially adjacent have overlapping stages in time.
Taking k as an example, in 4 scan lines GL which are adjacent in sequence, the duration of the scan signal received by the 1 st scan line GL is t1-t2(t2-t1 ═ t0), the duration of the scan signal received by the 2 nd scan line GL is t3-t4(t3 is located between t1-t2, and t4-t3 ═ t0), the duration of the scan signal received by the 3 rd scan line GL is t 0-t 0 (t 0 is located between t 0-t 0, and t 0-t 0 ═ t0), and the duration of the scan signal received by the 4 th scan line GL is t 0-t 0 (t 0 is located between t 0-t 0, and t0 ═ t 0).
When k +2 scanning lines GL having temporally overlapping phases of the received scanning signals are located in an area covered by two adjacent rows of touch electrodes Tx, since at least one first auxiliary line 131 corresponds to at least one of the t-k to t-th scanning lines GL corresponding to the i-1 st row of touch electrodes Tx in one of the first auxiliary line groups 13 corresponding to the i-th row of touch electrodes Tx in a one-to-one correspondence and is electrically connected, and at least one first auxiliary line 131 corresponds to at least one of the 1 st to k +1 st scanning lines GL corresponding to the i +1 st row of touch electrodes Tx in the other first auxiliary line group 13 corresponding to the i-th row of touch electrodes Tx in a one-to-one correspondence and is electrically connected. Thus, when the t-k to t-th scanning lines GL corresponding to the i-1 th row of touch electrodes Tx are scanned, the first auxiliary line 131 in one of the first auxiliary line groups 13 corresponding to the i-1 th row of touch electrodes Tx can have a scanning signal thereon, and when the 1 st to k +1 th scanning lines GL corresponding to the i +1 th row of touch electrodes Tx are scanned, the first auxiliary line 131 in the other first auxiliary line group 13 corresponding to the i-th row of touch electrodes Tx can have a scanning signal thereon. Accordingly, when the scanning line GL receives a scanning signal at the edge of the touch electrode Tx, the number of signal lines coupled to the common electrode is increased, and a difference in the degree of coupling between the edge and the center Vcom is reduced, thereby improving the edge cross striation phenomenon through signal compensation of the first auxiliary line 131.
On this basis, in some embodiments of the present application, the first auxiliary line group 13 includes k +1 first auxiliary lines 131.
In one of the first auxiliary line groups 13 corresponding to the ith row of touch electrodes Tx, k +1 first auxiliary lines 131 are in one-to-one correspondence with and electrically connected to the t-k th to t-th scanning lines GL corresponding to the ith-1 row of touch electrodes Tx. That is, one first auxiliary line group 13 in the two first auxiliary line groups 13 corresponding to the ith row of touch electrodes Tx includes k +1 first auxiliary lines 131, and the k +1 first auxiliary lines 131 are in one-to-one correspondence with and electrically connected to the t-k th to t-th scanning lines GL in the scanning lines GL covered by the previous row of touch electrodes Tx.
In addition, in the other first auxiliary line group 13 corresponding to the ith row of touch electrodes Tx, k +1 first auxiliary lines 131 are in one-to-one correspondence with and electrically connected to the 1 st to k +1 th scan lines GL corresponding to the ith +1 row of touch electrodes Tx. That is, the other first auxiliary line group 13 corresponding to the ith row of touch electrodes Tx includes k +1 first auxiliary lines 131, and the k +1 first auxiliary lines 131 are in one-to-one correspondence with and electrically connected to the 1 st to k +1 th scanning lines GL in the scanning lines GL covered by the following row of touch electrodes Tx.
In one of the first auxiliary line groups 13 corresponding to the ith row of touch electrodes Tx, k +1 first auxiliary lines 131 are in one-to-one correspondence with and electrically connected to the t-k th to t-th scanning lines GL corresponding to the ith-1 row of touch electrodes Tx, and in the other first auxiliary line group 13 corresponding to the ith row of touch electrodes Tx, k +1 first auxiliary lines 131 are in one-to-one correspondence with and electrically connected to the 1 st to k +1 th scanning lines GL corresponding to the ith +1 row of touch electrodes Tx. In this way, when the k +2 scanning lines GL having temporally overlapping phases of the received scanning signals are located in the area covered by two adjacent rows of touch electrodes Tx, when the t-k th to t-th scanning lines GL corresponding to the i-1 th row of touch electrodes Tx are scanned, the scanning signal may be provided on the first auxiliary line 131 in one of the first auxiliary line groups 13 corresponding to the i-th row of touch electrodes Tx, and when the 1 st to k +1 th scanning lines GL corresponding to the i +1 th row of touch electrodes Tx are scanned, the scanning signal may be provided on the first auxiliary line 131 in the other first auxiliary line group 13 corresponding to the i-th row of touch electrodes Tx. Therefore, through the signal compensation of the first auxiliary line 131, when the scanning line GL at the edge of the touch electrode Tx receives a scanning signal, the number of the signal lines coupled with the common electrode is the same as that at the center of the touch electrode Tx, so that the difference of the degree of coupling between the edge and the center Vcom is further reduced, and the effect of improving the edge striation is improved.
In some embodiments of the present application, the first row of touch electrodes Tx may also overlap with the orthographic projections of the two first auxiliary line groups 13 on the substrate 100. And the k +1 first auxiliary lines 131 of one of the first auxiliary line groups 13 are in one-to-one correspondence with and electrically connected to the 1 st to the k +1 th scanning lines GL corresponding to the 2 nd row of touch electrodes Tx.
Since there is no corresponding previous row touch electrode Tx due to the first row touch electrode Tx, the k +1 first auxiliary lines 131 in the other first auxiliary line group 13 may be connected to the low voltage terminal (e.g., Vgl).
In addition, the touch electrode Tx in the last row (nth row) may also overlap with the orthographic projections of the two first auxiliary line groups 13 on the substrate 100. And the k +1 first auxiliary lines 131 of one of the first auxiliary line groups 13 are in one-to-one correspondence with and electrically connected to the t-k to t-th scanning lines GL corresponding to the touch electrodes Tx in the n-1 th row.
Since there is no subsequent row of touch electrodes Tx corresponding to the last row of touch electrodes Tx, the k +1 first auxiliary lines 131 in the other first auxiliary line group 13 are connected to the low voltage terminal (e.g., Vgl).
In some embodiments of the present application, the gate driving circuit 121 may be a Gate On Array (GOA) circuit. In the GOA circuit, the gate driving circuit 121 is directly fabricated in the peripheral region 12 of the array substrate 10, which can reduce the production cost and realize a narrow frame design. The GOA circuit comprises a plurality of sequentially cascaded GOA units, each GOA unit comprises a signal output end, the plurality of GOA units correspond to the plurality of scanning lines GL one by one, and the scanning lines GL in one-to-one correspondence are electrically connected with the signal output ends of the GOA units. In this case, the first auxiliary line 131 electrically connected to each scanning line GL may be electrically connected to an output terminal of the GOA cell corresponding to the scanning line GL, or the first auxiliary line 131 may be electrically connected to the corresponding scanning line GL in the peripheral region 12.
In addition, x clock Control Lines (CLK) connected to the GOA circuit are further disposed on the peripheral region 12 of the array substrate 10, and the clock control lines are used for transmitting clock signals to the gate driving circuit to control the output timing of the scan signals. The x clock control lines can provide x/2 pairs of clock signals with opposite phases, and at most, the scanning signals in the x/2 scanning lines GL can have overlapped phases in time. In this case, k satisfies the following relationship k +1 ═ x/2-1.
For example, when 8 clock signal lines are connected to the GOA circuit and 8 clock signals with different phases are provided, k +1 is equal to 3, and accordingly, the scanning signals output by the gate driving circuit sequentially received by any 4 sequentially adjacent scanning lines GL have overlapping phases in terms of time.
It is considered that, in addition to the influence of the parasitic capacitance between the scanning line GL and the touch electrode Tx, the parasitic capacitance Cgs existing between the gate and the source of the driving transistor 1011 also has an influence on the voltage pulling between the scanning line GL and the common electrode.
In this regard, in some embodiments of the present application, each of the scanning lines GL is electrically connected to the pixel circuits in one row of the sub-pixel region 101.
Applying a voltage to the scanning lines GL turns on the pixel circuits electrically connected to the scanning lines GL, so that the signal voltage on the data lines DL can be written into the pixel electrodes 1012, and the electric field formed by the pixel electrodes 1012 and the common electrode controls the deflection of the liquid crystal, thereby achieving the effect of different gray scales. On the basis, when a color film is provided on the opposing substrate 20, the light emitted from the liquid crystal layer 30 can be displayed in color by the color filter action of the color film.
In addition, each of the first auxiliary lines 131 is also connected to the pixel circuits in one row of the sub-pixel region 101, respectively.
On this basis, for the pixel circuit 110 connected to both the scanning line GL and the first auxiliary line 131, as shown in fig. 5a, the pixel circuit 110 includes a first switch sub-circuit 111 and a second switch sub-circuit 112.
As shown in fig. 5a, the first switch sub-circuit 111 is electrically connected to the scan line GL, the data line DL and the pixel electrode 1012, and the first switch sub-circuit 111 is configured to be turned on under the control of a scan signal from the scan line GL to transmit a data signal on the data line DL to the pixel electrode 1012.
The second switch sub-circuit 112 is electrically connected to the scanning line GL, the first auxiliary line 131, the data line DL, and the pixel electrode 1012, and the second switch sub-circuit 112 is configured to be turned on or off under control of a scanning signal from the scanning line GL and a scanning signal from the first auxiliary line 131.
In some embodiments, as shown in fig. 5b, the first switch sub-circuit 111 includes a first transistor M1, a gate of the first transistor M1 is electrically connected to the scan line GL, a first pole of the first transistor M1 is electrically connected to the data line DL, and a second pole of the first transistor M1 is electrically connected to the pixel electrode 1012.
The second switch sub-circuit 112 includes a second transistor M2 and a third transistor M3.
The gate of the second transistor M2 is electrically connected to the scan line GL, the first pole of the second transistor M2 is electrically connected to the data line DL, and the second pole of the second transistor M2 is electrically connected to the first pole of the third transistor M3.
A gate of the third transistor M3 is electrically connected to the first auxiliary line 131, and a second pole of the third transistor M3 is electrically connected to the pixel electrode 1012.
In this way, the first auxiliary line 131 provided in the embodiment of the present invention is also connected to the third transistor M3 located in the one row of sub-pixel regions 101, so that when the parasitic capacitance between the scanning line GL at the edge of the touch electrode Tx and the touch electrode Tx is compensated, the influence of the parasitic capacitance Cgs between the gate and the source of the driving transistor 1011 is also compensated.
On this basis, in order to keep the aperture ratio of each sub-pixel region 101 and the off-state current (Ioff) of the driving transistor 1011 consistent, the display unevenness of the entire display panel due to the addition of the second transistor M2 and the third transistor M3 to some sub-pixel regions 101 is avoided. Therefore, for the pixel circuit 110 connected to the scanning line GL without being connected to the first auxiliary line 131, as shown in fig. 5c, the pixel circuit 110 includes a first switching sub-circuit 111 and a third switching sub-circuit 113.
The third switching sub-circuit 113 is electrically connected to the scanning line GL, the data line DL, the second auxiliary line 132, and the pixel electrode 1012, and the third switching sub-circuit 113 is configured to maintain an off state under control of a scanning signal from the scanning line GL and a low voltage signal from the second auxiliary line 132.
Each second auxiliary line 132 is connected to the pixel circuits in one row of the sub-pixel region 101. In addition, the second auxiliary line 132 is also connected to a low voltage terminal (e.g., Vgl).
In some embodiments, as shown in fig. 5d, the third switching sub-circuit 113 includes a second transistor M2 and a third transistor M3.
The gate of the second transistor M2 is electrically connected to the scan line GL, the first pole of the second transistor M2 is electrically connected to the data line DL, and the second pole of the second transistor M2 is electrically connected to the first pole of the third transistor M3.
The gate of the third transistor M3 is electrically connected to the second auxiliary line 132, and the second pole of the third transistor M3 is electrically connected to the pixel electrode 1012.
In this way, each subpixel region 101 on the array substrate 10 corresponds to three transistors, so that the display parameters of the display panel are more uniform.
In addition, as can be seen from the above description, the scan line GL is connected to both the first transistor M1 and the second transistor M2, so that when the scan line GL is fabricated, only the first transistor M1 is connected to the scan line GL, and the gate of the second transistor M2 connected to the scan line GL needs to be increased, which increases the trace area of the scan line GL. In this case, in order to make the overlapping area of the first auxiliary line 131 and the touch electrode Tx and the overlapping area of the scan line GL and the touch electrode Tx uniform, to make the compensation more accurate, the size of the third transistor M3 may be increased or the line width of the first auxiliary line 131 may be increased.
As shown in fig. 6a, in some embodiments of the present application, for one of the first auxiliary line groups 13 corresponding to the ith row of touch electrodes Tx, the first auxiliary lines 131 in the first auxiliary line group 13 are electrically connected to the scan lines GL corresponding to the (i-1) th row of touch electrodes Tx, and k +1 first auxiliary lines 131 in the first auxiliary line group 13 are respectively connected to the pixel circuits 110 in the same row of sub-pixels corresponding to the 1 st to the (k + 1) th scan lines GL corresponding to the ith row of touch electrodes Tx.
For another first auxiliary line group 13 corresponding to the ith row of touch electrodes Tx, k +1 first auxiliary lines 131 in the first auxiliary line group 13 are respectively connected to the pixel circuits 110 in the same row of sub-pixels corresponding to the t-k th to t-th scanning lines GL corresponding to the ith row of touch electrodes Tx.
In this way, in the first auxiliary line group 13 corresponding to the i-th row of touch electrodes Tx, the k +1 first auxiliary lines 131 connected to the k +1 scanning lines GL corresponding to the previous row (i-1 row) of touch electrodes Tx are respectively connected to the pixel circuits 110 of the k +1 rows of sub-pixels connected to the k +1 scanning lines GL corresponding to the i-th row of touch electrodes Tx. In the other first auxiliary line group 13 corresponding to the i-th row of touch electrodes Tx, the first auxiliary lines 131 connected to the k +1 scanning lines GL corresponding to the next row (i +1 row) of touch electrodes Tx are connected to the pixel circuits 110 of the k +1 row of sub-pixels electrically connected to the last k +1 scanning lines GL corresponding to the i-th row of touch electrodes Tx. Therefore, the first auxiliary line 131 is prevented from being long, and the manufacturing process is simple.
In addition, in other embodiments of the present application, as shown in fig. 6b, in the first auxiliary line group 13 corresponding to the i-th row of touch electrodes Tx, the first auxiliary line 131 connected to the k +1 scan lines GL corresponding to the previous row (i-1 row) of touch electrodes Tx is connected to the pixel circuit 110 of the k +1 row of sub-pixels connected to the last k +1 scan lines GL corresponding to the i-th row of touch electrodes Tx. In the other first auxiliary line group 13 corresponding to the i-th row of touch electrodes Tx, the first auxiliary lines 131 connected to the k +1 scanning lines GL corresponding to the next row (i +1 row) of touch electrodes Tx are connected to the pixel circuits 110 of the k +1 rows of sub-pixels electrically connected to the k +1 scanning lines GL corresponding to the i-th row of touch electrodes Tx. Therefore, the wiring design of the array substrate is facilitated.
Alternatively, in other embodiments, in each first auxiliary line group 13 corresponding to the ith row of touch electrodes Tx, k +1 first auxiliary lines 131 may be connected to the pixel circuits 110 of the k +1 rows of sub-pixels connected to any k +1 scanning lines GL corresponding to the ith row of touch electrodes Tx.
For convenience of description, fig. 6a and 6b only show the connection mode of the first auxiliary lines 131 corresponding to the i-th row of touch electrodes Tx. It can be understood that, for any row of touch electrodes Tx, the corresponding first auxiliary lines 131 are connected as described above.
The following description will further illustrate the principle and effect of the array substrate 10 provided by the present application for improving the horizontal stripes of the edges of the touch electrodes Tx by taking the array substrate 10 including 8CLK GOAs as an example.
The 8CLK GOA supplies 8 clock signals of different phases, and the scanning signals output from the gate driving circuit sequentially received by any of the sequentially adjacent 4 scanning lines GL have overlapping phases in time.
In some embodiments of the present application, as shown in fig. 7a, in the touch electrode Tx2, the first auxiliary lines 131 (G) are respectively connected to the pixel circuits 110 corresponding to the first three scanning lines GL21’、G22’、G23') connected to the first three scanning lines GL (GL) respectively corresponding to the touch electrode Tx331、GL32、GL33). First auxiliary lines 131 (G) connected to the pixel circuits 110 corresponding to the last three scanning lines GL in the touch electrode Tx22(t-2)’、G2(t-1)’、G2t') connected to the last three scanning lines GL (GL) of the touch electrode Tx11(t-2)、GL1(t-1)、GL1t)。
It should be noted that, here, Tx1, Tx2, and Tx3 may be any adjacent three rows of the n rows of touch electrodes.
In this case, among the t scan lines GL corresponding to the touch electrode Tx2, the 1 st scan line GL (GL)21) When the scanning signal starts to be received (as shown in the stage t1 in FIG. 7 b), the last three scanning lines GL (GL) corresponding to the touch electrode Tx11(t-2)、GL1(t-1)、GL1t) And also has a scanning signal. Since the last three scanning lines GL corresponding to the touch electrode Tx1 are connected to one first auxiliary line group 13 corresponding to the touch electrode Tx2, the first auxiliary line 131 corresponding to the touch electrode Tx2 is simultaneously (G)2(t-2)’、G2(t-1)’、G2t') also receives the scanning signal. When the 1 st and 2 nd scan lines GL (GL) corresponding to the touch electrode Tx221、GL22) When the received scan signals have an overlapping phase (e.g., the phase t2 in fig. 7 b), the last two scan lines GL (GL) corresponding to the touch electrode Tx11(t-1)、GL1t) Also has a scanning signal and sends the scanning signal to the first auxiliary line 131 (G) corresponding to the touch electrode Tx22(t-1)’、G2t') provide a compensation signal. When the touch electrode Tx2 corresponds to the No. 1 and No. 2Root, 3 rd scanning line GL (GL)21、GL22、GL23) When the received scan signal has an overlap phase (e.g. t3 phase in fig. 7 b), the last scan line GL (GL) corresponding to the touch electrode Tx11t) Also has a scanning signal and sends the scanning signal to the first auxiliary line 131 (G) corresponding to the touch electrode Tx22t') provide a compensation signal.
When the scanning line GL is at the stage T2 in fig. 7b, the scanning signals sequentially received by any sequentially adjacent 4 scanning lines GL of the scanning line GL corresponding to the touch electrode Tx2 have overlapping stages in time. The scanning lines GL corresponding to the touch electrodes Tx1 and Tx3 have no scanning signal, and the first auxiliary line 131 corresponding to the touch electrode Tx2 has no compensation signal.
When the last three scanning lines GL (GL) corresponding to the touch electrode Tx22(t-2)、GL2(t-1)、GL2t) When the received scan signal has an overlap phase (e.g. t4 phase in fig. 7 b), the first scan line GL (GL) corresponding to the touch electrode Tx331) Also has a scanning signal and sends the scanning signal to the first auxiliary line 131 (G) corresponding to the touch electrode Tx221') provide a compensation signal. When the last two scanning lines GL (GL) corresponding to the touch electrode Tx22(t-1)、GL2t) When the received scan signals have an overlapping phase (e.g. the phase t5 in fig. 7 b), the 1 st and 2 nd scan lines GL (GL) corresponding to the touch electrode Tx331、GL32) Also has a scanning signal and sends the scanning signal to the first auxiliary line 131 (G) corresponding to the touch electrode Tx221’、G22') provide a compensation signal. When the last scanning line GL (GL) corresponding to the touch electrode Tx22t) When the scanning signal is received (at stage t6 in fig. 7 b), the 1 st, 2 nd and 3 rd scanning lines GL (GL) corresponding to the touch electrode Tx331、GL32、GL33) Also has a scanning signal and sends the scanning signal to the first auxiliary line 131 (G) corresponding to the touch electrode Tx221’、G22’、G23',) provide a compensation signal.
Thus, when each scanning line GL corresponding to the touch electrode Tx2 is scanned, scanning signals of 4 signal lines are coupled to the touch electrode Tx 2.
In other embodiments of the present application, as shown in fig. 8a, in the touch electrode Tx2, the first auxiliary lines 131 (G) are respectively connected to the pixel circuits 110 corresponding to the first three scanning lines GL21’、G22’、G23') connected to the last three scanning lines GL (GL) of the touch electrode Tx11(t-2)、GL1(t-1)、GL1t). First auxiliary lines 131 (G) connected to the pixel circuits 110 corresponding to the last three scanning lines GL in the touch electrode Tx22(t-2)’、G2(t-1)’、G2t') connected to the first three scanning lines GL (GL) respectively corresponding to the touch electrode Tx331、GL32、GL33)。
In this case, among the t scan lines GL corresponding to the touch electrode Tx2, the 1 st scan line GL (GL)21) When the scanning signal starts to be received (as shown in the stage t1 in fig. 8 b), the last three scanning lines GL (GL) corresponding to the touch electrode Tx1 are detected1(t-2)、GL1(t-1)、GL1t) And also has a scanning signal. Since the last three scanning lines GL corresponding to the touch electrode Tx1 are connected to one first auxiliary line group 13 corresponding to the touch electrode Tx2, the first auxiliary line 131 corresponding to the touch electrode Tx2 is simultaneously (G)21’、G22’、G23') also receives the scanning signal. When the 1 st and 2 nd scan lines GL (GL) corresponding to the touch electrode Tx221、GL22) When the received scan signals have an overlapping phase (e.g. the phase t2 in fig. 8 b), the last two scan lines GL (GL) corresponding to the touch electrode Tx11(t-1)、GL1t) Also has a scanning signal and sends the scanning signal to the first auxiliary line 131 (G) corresponding to the touch electrode Tx222’、G23') provide a compensation signal. When the 1 st, 2 nd and 3 rd scanning lines GL (GL) corresponding to the touch electrode Tx221、GL22、GL23) When the received scan signal has an overlap phase (e.g. t3 phase in fig. 8 b), the last scan line GL (GL) corresponding to the touch electrode Tx11t) Also has a scanning signal and sends the scanning signal to the first auxiliary line 131 (G) corresponding to the touch electrode Tx223') provide a compensation signal.
When the scanning line GL is at the stage T2 in fig. 8b, the scanning signals sequentially received by any sequentially adjacent 4 scanning lines GL of the scanning line GL corresponding to the touch electrode Tx2 have overlapping stages in time. The scanning lines GL corresponding to the touch electrodes Tx1 and Tx3 have no scanning signal, and the first auxiliary line 131 corresponding to the touch electrode Tx2 has no compensation signal.
When the last three scanning lines GL (GL) corresponding to the touch electrode Tx22(t-2)、GL2(t-1)、GL2t) When the received scan signal has an overlap phase (e.g. t4 phase in fig. 8 b), the 1 st scan line GL (GL) corresponding to the touch electrode Tx331) Also has a scanning signal and sends the scanning signal to the first auxiliary line 131 (G) corresponding to the touch electrode Tx22(t-2)') provide a compensation signal. When the last two scanning lines GL (GL) corresponding to the touch electrode Tx22(t-1)、GL2t) When the received scan signals have an overlapping phase (e.g. t5 phase in fig. 8 b), the 1 st and 2 nd scan lines GL (GL) corresponding to the touch electrode Tx331、GL32) Also has a scanning signal and sends the scanning signal to the first auxiliary line 131 (G) corresponding to the touch electrode Tx22(t-2)’、G2(t-1)') provide a compensation signal. When the last scanning line GL (GL) corresponding to the touch electrode Tx22t) When the scanning signal is received (as shown in the stage t6 in fig. 8 b), the 1 st, 2 nd and 3 rd scanning lines GL (GL) corresponding to the touch electrode Tx331、GL32、GL33) Also has a scanning signal and sends the scanning signal to the first auxiliary line 131 (G) corresponding to the touch electrode Tx22(t-2)’、G2(t-1)’、G2t') provide a compensation signal.
Thus, when each scanning line GL corresponding to the touch electrode Tx2 is scanned, scanning signals of 4 signal lines are coupled to the touch electrode Tx 2.
In some related arts, as shown in fig. 9a, the common voltage waveform of the touch electrode Tx in one frame is lower at the intersection of adjacent touch electrodes Tx (as shown by the dashed line box a in fig. 9 a), and is different from the central area of the touch electrode Tx, which may cause horizontal stripes at the edges of the touch electrode Tx.
With the display panel provided by the present application, the common voltage waveform of the touch electrode Tx in one frame is as shown in fig. 9b, and the common voltage of each touch electrode Tx is substantially the same, so that the Tx edge cross striation phenomenon can be improved.
The above description is only for the specific embodiments of the present application, but the scope of the present application is not limited thereto, and any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present application, and shall be covered by the scope of the present application. Therefore, the protection scope of the present application shall be subject to the protection scope of the claims.

Claims (11)

1. The array substrate is characterized by comprising a display area and a peripheral area;
the array substrate includes: the touch display device comprises a substrate, a plurality of scanning lines, a plurality of touch electrodes and a plurality of first auxiliary line groups, wherein the scanning lines, the touch electrodes and the first auxiliary line groups are arranged on the substrate and are positioned in a display area;
the scanning lines extend to the peripheral area and are connected with a gate drive circuit;
the touch electrodes are arranged in n rows and m columns, and the touch electrodes are multiplexed as common electrodes; the touch electrodes and the scanning lines are arranged in different layers, and the touch electrodes positioned in the same row are overlapped with the orthographic projections of the t scanning lines on the substrate along the extension direction of the scanning lines; n, m and t are positive integers;
the first auxiliary line group comprises at least one first auxiliary line, and the touch electrodes in the ith row are overlapped with orthographic projections of the two first auxiliary line groups on the substrate; i is more than or equal to 2 and less than or equal to n-1, and i is a positive integer;
in one of the first auxiliary line groups corresponding to the touch electrodes in the ith row, the at least one first auxiliary line corresponds to and is electrically connected with at least one of the t-k th scanning line to the t-th scanning line corresponding to the touch electrodes in the ith-1 row; in another first auxiliary line group corresponding to the touch electrodes in the ith row, the at least one first auxiliary line corresponds to and is electrically connected with at least one of the 1 st to the (k + 1) th scanning lines corresponding to the touch electrodes in the (i + 1) th row; the number of the at least one first auxiliary line is less than or equal to k +1, and k is a positive integer;
the scanning signals output by the gate driving circuit and sequentially received by any k +2 scanning lines which are sequentially adjacent have overlapping stages in time.
2. The array substrate of claim 1, wherein the first auxiliary line group comprises k +1 first auxiliary lines;
in one first auxiliary line group corresponding to the touch electrodes in the ith row, k +1 first auxiliary lines are in one-to-one correspondence with and electrically connected with the t-k th to the t-th scanning lines corresponding to the touch electrodes in the ith-1 row; in the other first auxiliary line group corresponding to the touch electrode in the ith row, k +1 first auxiliary lines are in one-to-one correspondence with and electrically connected with the 1 st to k +1 th scanning lines corresponding to the touch electrode in the ith +1 row.
3. The array substrate of claim 2, wherein the touch electrodes in the row 1 overlap with orthographic projections of the two first auxiliary line groups on the substrate, and k +1 first auxiliary lines in one of the first auxiliary line groups are in one-to-one correspondence with and electrically connected to the scan lines from the row 1 to the k +1 corresponding to the touch electrodes in the row 2; k +1 auxiliary lines in the other first auxiliary line group are connected with a low voltage end;
the touch electrodes in the nth row are overlapped with the orthographic projections of the two first auxiliary line groups on the substrate, and k +1 first auxiliary lines in one first auxiliary line group are in one-to-one correspondence with the t-k to t-th scanning lines corresponding to the touch electrodes in the nth-1 row and are electrically connected; k +1 first auxiliary lines in the other first auxiliary line group are connected with a low voltage terminal.
4. The array substrate of claim 1, wherein the display area comprises a plurality of sub-pixel areas distributed in an array, the sub-pixel areas being provided with pixel circuits and pixel electrodes;
each scanning line is electrically connected with the pixel circuit in one row of sub-pixel areas respectively, and each first auxiliary line is connected with the pixel circuit in one row of sub-pixel areas respectively; for the pixel circuit connected with the scanning line and the first auxiliary line, the pixel circuit comprises a first switch sub-circuit and a second switch sub-circuit;
the first switch sub-circuit is electrically connected with the scanning line, the data line and the pixel electrode, and is configured to be turned on under the control of a scanning signal from the scanning line to transmit a data signal on the data line to the pixel electrode;
the second switch sub-circuit is electrically connected to the scan line, the first auxiliary line, the data line, and the pixel electrode, and the second switch sub-circuit is configured to be turned on or off under control of a scan signal from the scan line and a scan signal on the first auxiliary line.
5. The array substrate of claim 4, wherein the pixel circuit comprises the first switch sub-circuit and a third switch sub-circuit for other pixel circuits;
the third switching sub-circuit is electrically connected to the scan line, the data line, a second auxiliary line, and the pixel electrode, and is configured to maintain an off state under control from a scan signal on the scan line and a low voltage signal on the second auxiliary line; each second auxiliary line is respectively connected with the pixel circuits in one row of sub-pixel areas.
6. The array substrate of claim 4 or 5, wherein the first switch sub-circuit comprises a first transistor;
the grid electrode of the first transistor is electrically connected with the scanning line, the first pole of the first transistor is electrically connected with the data line, and the second pole of the first transistor is electrically connected with the pixel electrode.
7. The array substrate of claim 5, wherein the second and third switch sub-circuits each comprise a second transistor and a third transistor;
a gate electrode of the second transistor is electrically connected to the scan line, a first pole of the second transistor is electrically connected to the data line, and a second pole of the second transistor is electrically connected to a first pole of the third transistor;
a second electrode of the third transistor is electrically connected to the pixel electrode; in the second switch sub-circuit, a gate of the third transistor is electrically connected to the first auxiliary line; in the third switching sub-circuit, a gate of the third transistor is electrically connected to the second auxiliary line.
8. The array substrate of claim 2, wherein the array substrate comprises the gate driving circuit disposed in the peripheral region;
the gate driving circuit comprises a plurality of sequentially cascaded GOA units; the GOA unit comprises a signal output end, the GOA unit is in one-to-one correspondence with the scanning lines, and the scanning lines are in one-to-one correspondence with the signal output end of the GOA unit and are electrically connected.
9. The array substrate according to claim 8, further comprising x clock control lines disposed in the peripheral region and connected to the gate driving circuits, wherein the clock control lines are configured to transmit clock signals to the gate driving circuits;
k+1=x/2-1。
10. the array substrate of claim 2, wherein for one of the first auxiliary line groups corresponding to the ith row of the touch electrodes, the first auxiliary line in the first auxiliary line group is electrically connected to the scan line corresponding to the i-1 th row of the touch electrodes, and the k +1 first auxiliary lines in the first auxiliary line group are respectively connected to the pixel circuits in the sub-pixels in the same row corresponding to the 1 st to k +1 st scan lines corresponding to the ith row of the touch electrodes;
for another first auxiliary line group corresponding to the touch electrodes in the ith row, k +1 first auxiliary lines in the first auxiliary line group are respectively connected with pixel circuits in sub-pixels in the same row corresponding to the t-k th to the t-th scanning lines corresponding to the touch electrodes in the ith row one by one.
11. A display panel comprising the array substrate according to any one of claims 1 to 10.
CN202010028432.9A 2020-01-10 2020-01-10 Array substrate and display panel Pending CN111103717A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010028432.9A CN111103717A (en) 2020-01-10 2020-01-10 Array substrate and display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010028432.9A CN111103717A (en) 2020-01-10 2020-01-10 Array substrate and display panel

Publications (1)

Publication Number Publication Date
CN111103717A true CN111103717A (en) 2020-05-05

Family

ID=70426274

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010028432.9A Pending CN111103717A (en) 2020-01-10 2020-01-10 Array substrate and display panel

Country Status (1)

Country Link
CN (1) CN111103717A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113986053A (en) * 2021-10-29 2022-01-28 福建华佳彩有限公司 High-refresh embedded touch panel

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106406612A (en) * 2016-09-14 2017-02-15 厦门天马微电子有限公司 Array substrate, display panel containing the same and display device
CN108153017A (en) * 2016-12-06 2018-06-12 三星显示有限公司 Display device
CN109976013A (en) * 2018-11-28 2019-07-05 南京中电熊猫平板显示科技有限公司 A kind of display panel

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106406612A (en) * 2016-09-14 2017-02-15 厦门天马微电子有限公司 Array substrate, display panel containing the same and display device
CN108153017A (en) * 2016-12-06 2018-06-12 三星显示有限公司 Display device
CN109976013A (en) * 2018-11-28 2019-07-05 南京中电熊猫平板显示科技有限公司 A kind of display panel

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113986053A (en) * 2021-10-29 2022-01-28 福建华佳彩有限公司 High-refresh embedded touch panel

Similar Documents

Publication Publication Date Title
CN106406612B (en) Array substrate, display panel and display device comprising it
US7508479B2 (en) Liquid crystal display
US6845140B2 (en) Method of driving a shift register, a shift register, a liquid crystal display device having the shift register
KR102004710B1 (en) Display apparatus and method of manufacturing the same
US20140192039A1 (en) Shift register unit, shift register circuit, array substrate and display device
US20090179875A1 (en) Flat display and driving method thereof
CN107527599B (en) Scanning driving circuit, array substrate and display panel
US20170316730A1 (en) Display panels with a gate driver circuit disposed in the active area thereof
US20150077319A1 (en) Shift register unit and driving method, shift register circuit and display apparatus
CN104934005A (en) Display panel and display device
US20060061535A1 (en) Liquid crystal display device and method of driving the same
US9563300B2 (en) Liquid crystal display touch screen array substrate and the corresponding liquid crystal display touch screen
US9317151B2 (en) Low complexity gate line driver circuitry
KR101904277B1 (en) Iquid crystal display apparatus
US11662865B2 (en) Array substrate and driving method, display panel and touch display device
KR20160017390A (en) Gate driver of display device
CN111883074A (en) Grid driving circuit, display module and display device
CN108847179B (en) Display panel, driving method thereof and display device
CN107331295B (en) Display panel
WO2023024169A1 (en) Display panel, driving method for display panel, and electronic device
US10580509B2 (en) Array substrate, display panel and display device
CN112014986B (en) Circuit substrate and display panel
US10290274B2 (en) Array substrate
US10176779B2 (en) Display apparatus
US20110063336A1 (en) Single-cell gap type transflective liquid crystal display and driving method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination