CN111010153A - Clock frequency division calibration circuit - Google Patents
Clock frequency division calibration circuit Download PDFInfo
- Publication number
- CN111010153A CN111010153A CN201911179600.8A CN201911179600A CN111010153A CN 111010153 A CN111010153 A CN 111010153A CN 201911179600 A CN201911179600 A CN 201911179600A CN 111010153 A CN111010153 A CN 111010153A
- Authority
- CN
- China
- Prior art keywords
- clock
- frequency division
- signal
- circuit
- calibration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Pulse Circuits (AREA)
Abstract
The application discloses a clock frequency division calibration circuit, which comprises a clock frequency division circuit and a frequency division clock calibration circuit; the clock frequency division circuit is used for outputting a clock frequency division signal with selectable duty ratio based on the input sampling clock signal as a clock frequency division signal to be calibrated; the frequency division clock calibration circuit is used for outputting a calibrated clock frequency division signal based on an input clock frequency division signal to be calibrated, and the rising edge and the falling edge of the calibrated clock frequency division signal are aligned with the rising edge and the falling edge of the sampling signal. The clock frequency division calibration circuit provided by the application realizes frequency division of a sampling clock, and has multiple paths of frequency division clock outputs with different duty ratios, so that diversified selection can be realized; meanwhile, the frequency division clocks can be aligned with the rising edge of the sampling clock, and the high level end time of the clock is aligned with the sampling clock clk, so that the inconsistency of data sampled by the clocks applied to different modules is avoided, and the accuracy of the whole circuit is improved.
Description
Technical Field
The present application relates to integrated circuits, and more particularly, to a clock division calibration circuit.
Background
The clocks of the different blocks are typically required to meet specific timing requirements within an integrated circuit. In ADC circuits, high speed and high accuracy have always been important design goals. Pipeline analog-to-digital converters (Pipelined ADCs) are one of the more mainstream ADC products. To achieve higher accuracy, specific algorithms are often employed to calibrate the circuit. A pipeline analog-to-digital converter (Pipelined ADC) with a calibration structure comprises a main ADC and an auxiliary ADC and other functional modules. In order to realize the final calibration function, the quantized sampling clock of the auxiliary ADC is required to be a certain frequency division frequency of multiple duty ratios of the sampling clock of the main ADC, and the sampling end time controlled by the clock rising edge in the auxiliary ADC needs to be consistent with the phase end time of the main ADC. If the data sampled by the main ADC is not aligned with the data sampled by the auxiliary ADC, the data sampled by the main ADC may not be consistent, and the final output precision may be reduced. The traditional clock calibration method needs to estimate the error of clock mismatch, compensates the output of the clock after sampling by various means or compensates the clock by various modes, and may adopt complex multiplier modules, subtracter modules and the like, so that the circuit is relatively complex.
Disclosure of Invention
The purpose of the invention is as follows: the application aims to provide a clock frequency division calibration circuit, which is used for solving the problems of misalignment and inconsistent phase when the rising edge and the falling edge of a frequency division signal and a sampling clock in the prior art are ended.
The technical scheme is as follows: the application provides a clock frequency division calibration circuit, which comprises a clock frequency division circuit and a frequency division clock calibration circuit;
the clock frequency division circuit is used for outputting a clock frequency division signal with selectable duty ratio based on the input sampling clock signal as a clock frequency division signal to be calibrated;
the frequency division clock calibration circuit is used for outputting a calibrated clock frequency division signal based on an input clock frequency division signal to be calibrated, and the rising edge and the falling edge of the calibrated clock frequency division signal are aligned with the rising edge and the falling edge of the sampling signal.
Further, the clock dividing circuit includes a buffer and M frequency-dividing D flip-flops, which are respectively a first frequency-dividing D flip-flop, a second frequency-dividing D flip-flop … … frequency-dividing i D flip-flop … … frequency-dividing M D flip-flop; wherein M is a positive integer, namely M belongs to N, M is more than 2, and M is an even number; i belongs to N, i < M;
the input end D of the first frequency division D trigger is connected with a high level, and the forward output end Q of the ith frequency division D trigger is connected with the input end D of the (i + 1) th frequency division D trigger;
inverted output terminal of Mth frequency division D flip-flop
The input end of the buffer is connected; zero clearing ports of the ith frequency division D trigger are connected with the output end of the buffer;
the clock input ports clk of the M frequency-division D flip-flops are all connected to the sampling clock signal.
Further, the buffer may employ a circuit structure in which one or more inverters are connected in series.
Furthermore, the frequency division clock calibration circuit comprises a first delay circuit, an inverter, a calibration D trigger, a NOR gate, a second delay circuit and an OR gate;
the sampling clock signal is respectively connected with the first delay circuit and the input end of the phase inverter and is used for outputting a sampling clock delay signal and a sampling clock inverted signal; the clock input port of the calibration D trigger is connected with a sampling clock inverted signal, the input end D of the calibration D trigger is connected with the inverted output of the previous-stage frequency division D trigger of the clock frequency division signal to be calibrated, and the zero clearing end of the calibration D trigger is connected with a high level;
the positive output end of the calibration D trigger and the output end of the first delay circuit are connected to the NOR gate and are used as the input of the NOR gate together;
the input end of the second delay circuit is connected with a signal to be calibrated, and the output end of the second delay circuit and the output end of the NOR gate are connected to the OR gate and are used as the input of the OR gate; the output of the or gate is the calibrated clock divided signal.
Further, the first delay circuit may employ a circuit structure in which one or more inverters are connected in series.
Furthermore, the first delay circuit adopts a delay circuit structure with adjustable delay size, and the delay size of the delay circuit can be regulated and controlled through an external digital signal.
Has the advantages that: compared with the prior art, the clock frequency division calibration circuit provided by the application realizes frequency division of the sampling clock, and has multiple paths of frequency division clock outputs with different duty ratios, so that diversified selection can be realized; meanwhile, the frequency division clocks can be aligned with the rising edge of the sampling clock, and the high level end time of the clock is aligned with the sampling clock clk, so that the inconsistency of data sampled by the clocks applied to different modules is avoided, and the accuracy of the whole circuit is improved. In addition, the invention can realize the calibration of clocks with different frequencies only by a plurality of simple delay modules and logic gate circuits, and the circuit is simple and easy to realize.
Drawings
FIG. 1 is a schematic diagram of a clock divider circuit according to the present invention;
FIG. 2 is a schematic diagram of a divided clock calibration circuit according to the present invention;
FIG. 3 is a comparison graph of clock signal output according to the present invention.
Detailed Description
The present application is further described with reference to the following figures and examples:
the application provides a clock frequency division calibration circuit, which comprises a clock frequency division circuit and a frequency division clock calibration circuit; the clock frequency division circuit is used for outputting a clock frequency division signal with selectable duty ratio based on the input sampling clock signal as a clock frequency division signal to be calibrated; the frequency division clock calibration circuit is used for outputting a calibrated clock frequency division signal based on an input clock frequency division signal to be calibrated, and the rising edge and the falling edge of the calibrated clock frequency division signal are aligned with the rising edge and the falling edge of the sampling signal. The number of D flip-flops may be selected according to the ratio of the divided clock frequency to the sampling clock frequency that needs to be achieved. What is selected to be implemented in the present embodiment is a divided-by-eight clock of the sampling clock, and the ratio of the sampling clock frequency fclk to the divided-by clock frequency f in the present embodiment is 8.
As shown in fig. 1, the clock divider circuit includes 1 buffer and 8 frequency-dividing D flip-flops, which are the first frequency-dividing D flip-flop, the second frequency-dividing D flip-flop … …, the ith frequency-dividing D flip-flop … …, and the eighth frequency-dividing D flip-flop, respectively; wherein i is a positive integer, i.e. i ∈ N, i<8. Each D flip-flop comprises an input port D, a trigger clock port, a clear port CLR, a forward output port Q and a reverse output port
When the rising edge of the trigger clock comes, the state of the forward output port Q is the state of the current input D, and the clear port CLR is at the low level, the forward output port Q is at the low level. The trigger clock ports of all D flip-flops in the clock division circuit are controlled by a sampling clock clk.
An input end D of the first frequency-dividing D flip-flop a1 is connected to a high level vdd, a forward output D1 of a1 is connected to an input port D of the second frequency-dividing D flip-flop a2, a forward output D2 of a2 is connected to an input port D of the third frequency-dividing D flip-flop A3, a forward output D3 of A3 is connected to an input port D of the fourth frequency-dividing D flip-flop A4, a forward output D4 of A4 is connected to an input port D of the fifth frequency-dividing D flip-flop A5, a forward output D5 of A5 is connected to an input port D of the sixth frequency-dividing D flip-flop A6, a forward output D6 of A6 is connected to an input port D of the seventh frequency-dividing D flip-flop A7, and a forward output D7 of A7 is connected to an input port D of the eighth frequency-dividing D flip-;
reverse output port of eighth frequency division D flip-flop A8
The output D8b passes through a buffer to output a signal rn, the output end of the buffer is connected to the zero clearing port CLR of all the frequency division D flip-flops in the frequency division clock circuit, and the output signal rn is used as the input of the zero clearing port CLK. The positive direction output Q of the eight D flip-flops are D1, D2, D3, D4 … … D7 and D8 respectively, and the negative direction output Q of the eight D flip-flops is-D1b, d2b, d3b, d4b … … d7b and d8 b.
In another embodiment of the present application, the buffer may employ a circuit structure in which a plurality of inverters are connected in series.
As shown in fig. 2, in the present embodiment, the divided clock calibration circuit includes a first delay circuit, an inverter, a calibration D flip-flop, a nor gate, a second delay circuit, and an or gate.
The sampling clock signal clk is respectively connected with the first delay circuit and the input end of the inverter and is used for outputting a sampling clock delay signal clk _ delay and a sampling clock inversion signal clkb; the clock input port of the calibration D flip-flop B1 is connected to the sampling clock inverted signal clkb, the input port D thereof is connected to the inverted output of the previous stage frequency division D flip-flop of the clock frequency division signal to be calibrated, and the clear end thereof is connected to the high level vdd. In this embodiment, the forward output signal D4 of the fourth frequency-dividing D flip-flop is selected as the clock-dividing signal to be calibrated, and the input D of the calibration D flip-flop B1 is connected to the inverted output signal D3B of the third frequency-dividing D flip-flop.
The output signal dni of the positive output end of the calibration D flip-flop B1 and the signal clk _ delay output by the output end of the first delay circuit are connected to the NOR gate and are used as the input of the NOR gate together to obtain the output signal clk _ delay _ out of the NOR gate;
the input end of the second delay circuit is connected with a signal d4 to be calibrated, and the output signal d4_ delay of the output end of the second delay circuit and the output signal clk _ delay _ out of the NOR gate are connected to the OR gate and are used as the input of the OR gate; the output of the or gate is the calibrated clock divided signal clk _ d 4. The output clk _ d4 is aligned with the rising edge of the sampling clock clk at a frequency fclkAnd 8, a clock with a duty cycle of 50%.
In other embodiments of the present application, the required duty ratio may be determined according to circuit requirements, and d1, d2, d3 … … d7 or d1b, d2b, d3b … … d7b may be selected as an input of an or gate, and the delayed clk _ delay _ out of the sampling clock after being output to the delay circuit outputs the frequency-divided clock clk _ d1, clk _ d2, clk _ d3, clk _ d4 and clk _ d1b, clk _ d2b, clk _ d3b, clk _ d4b, and the duty ratios are 12.5%, 25%, 37.5%, 50% … … 87.5.5%, respectively.
As shown in fig. 3, in comparison between the output curves of the sampling clocks clk, d4 and clk _ d4 in this embodiment, d4 is the divided-by-8 clock of clk, the duty ratio is 50%, clk _ d4 is the divided-by-8 clock of clk, the duty ratio is about 50%, and the sampling end time of the module controlled by the rising edge of clk _ d4 is consistent with the phase end time of the other modules controlled by the rising edge of clk of the sampling clock, and there is only a delay of several hundred picoseconds.
In the embodiment of the application, the first delay circuit may adopt a circuit structure in which one or more inverters are connected in series, or may adopt a delay circuit structure in which the delay size is adjustable, and the delay size of the delay circuit may be adjusted and controlled by an external digital signal.
The above specific embodiments should be understood as merely illustrative of the present invention and not as limiting the scope of the invention, and after reading the description of the present invention, skilled person can make various changes or parameter modifications to the present invention, and these equivalent changes and modifications also fall within the scope of the present invention defined by the claims.
Claims (6)
1. A clock frequency division calibration circuit is characterized by comprising a clock frequency division circuit and a frequency division clock calibration circuit;
the clock frequency division circuit is used for outputting a clock frequency division signal with a selectable duty ratio based on an input sampling clock signal as a clock frequency division signal to be calibrated;
the frequency division clock calibration circuit is used for outputting a calibrated clock frequency division signal based on an input clock frequency division signal to be calibrated, and the rising edge and the falling edge of the calibrated clock frequency division signal are aligned with the rising edge and the falling edge of the sampling signal.
2. The clock division calibration circuit of claim 1, wherein the clock division circuit comprises a buffer and M divide-by-D flip-flops, a first divide-by-D flip-flop, a second divide-by-D flip-flop … …, a divide-by-i D flip-flop … …, a divide-by-M D flip-flop; wherein M belongs to N, M is more than 2, and M is an even number; i belongs to N, i < M;
the input end D of the first frequency division D trigger is connected with a high level, and the forward output end Q of the ith frequency division D trigger is connected with the input end D of the (i + 1) th frequency division D trigger;
an inverted output terminal of the Mth frequency division D flip-flop
The input end of the buffer is connected; the zero clearing ports of the ith frequency division D trigger are connected with the output end of the buffer;
the clock input ports clk of the M frequency division D flip-flops are all connected to the sampling clock signal.
3. The clock division calibration circuit of claim 2, wherein the buffer is configured as a series circuit of one or more inverters.
4. The clock division calibration circuit of claim 3, wherein the divided clock calibration circuit comprises a first delay circuit, an inverter, a calibration D flip-flop, a NOR gate, a second delay circuit, and an OR gate;
the sampling clock signal is respectively connected with the first delay circuit and the input end of the phase inverter and is used for outputting a sampling clock delay signal and a sampling clock inverted signal; the clock input port of the calibration D trigger is connected with the sampling clock inverted signal, the input end D of the calibration D trigger is connected with the reverse output of the previous-stage frequency division D trigger of the clock frequency division signal to be calibrated, and the zero clearing end of the calibration D trigger is connected with a high level;
the positive output end of the calibration D flip-flop and the output end of the first delay circuit are connected to the NOR gate and are used as the input of the NOR gate;
the input end of the second delay circuit is connected with a signal to be calibrated, and the output end of the second delay circuit and the output end of the NOR gate are connected to the OR gate and are used as the input of the OR gate; the output of the or gate is the calibrated clock division signal.
5. The clock division calibration circuit of claim 4, wherein the first delay circuit is configured as a series circuit of one or more inverters.
6. The clock division calibration circuit of claim 4, wherein the first delay circuit has a delay circuit structure with an adjustable delay size, and the delay size of the delay circuit can be adjusted and controlled by an external digital signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911179600.8A CN111010153A (en) | 2019-11-27 | 2019-11-27 | Clock frequency division calibration circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911179600.8A CN111010153A (en) | 2019-11-27 | 2019-11-27 | Clock frequency division calibration circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111010153A true CN111010153A (en) | 2020-04-14 |
Family
ID=70112038
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911179600.8A Pending CN111010153A (en) | 2019-11-27 | 2019-11-27 | Clock frequency division calibration circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111010153A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116192355A (en) * | 2022-09-06 | 2023-05-30 | 联芸科技(杭州)股份有限公司 | MIPI transmitter and clock calibration method thereof |
| CN116827316A (en) * | 2023-07-11 | 2023-09-29 | 合芯科技(苏州)有限公司 | Clock signal duty cycle regulating circuit |
-
2019
- 2019-11-27 CN CN201911179600.8A patent/CN111010153A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116192355A (en) * | 2022-09-06 | 2023-05-30 | 联芸科技(杭州)股份有限公司 | MIPI transmitter and clock calibration method thereof |
| CN116192355B (en) * | 2022-09-06 | 2024-02-06 | 联芸科技(杭州)股份有限公司 | MIPI transmitter and clock calibration method thereof |
| CN116827316A (en) * | 2023-07-11 | 2023-09-29 | 合芯科技(苏州)有限公司 | Clock signal duty cycle regulating circuit |
| CN116827316B (en) * | 2023-07-11 | 2024-05-07 | 合芯科技(苏州)有限公司 | Clock signal duty cycle regulating circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Dehng et al. | Clock-deskew buffer using a SAR-controlled delay-locked loop | |
| US6809566B1 (en) | Low power differential-to-single-ended converter with good duty cycle performance | |
| US9755657B2 (en) | Successive approximation register analog-to-digital converter and semiconductor device including the same | |
| US7522084B2 (en) | Cycle time to digital converter | |
| US7573409B2 (en) | Variable sized aperture window of an analog-to-digital converter | |
| CN109143832B (en) | High-precision multichannel time-to-digital converter | |
| US8471607B1 (en) | High-speed frequency divider architecture | |
| CN111010153A (en) | Clock frequency division calibration circuit | |
| CN115425972B (en) | Error calibration circuit of high-speed cascade analog-to-digital converter circuit | |
| CN110768674A (en) | Analog-to-digital conversion device, analog-to-digital conversion equipment and analog-to-digital conversion method | |
| US7932766B2 (en) | Digitally controlled oscillator with the wide operation range | |
| CN210780705U (en) | Clock frequency division calibration circuit | |
| US7358782B2 (en) | Frequency divider and associated methods | |
| US10749531B1 (en) | Multi-modulus frequency divider circuit | |
| US7990293B2 (en) | Programmable deserializer | |
| US10749505B2 (en) | High-speed transmitter including a multiplexer using multi-phase clocks | |
| CN111416619A (en) | Delay measurement circuit, delay measurement method, electronic equipment and chip | |
| CN108039885B (en) | High-speed frequency division method and high-speed frequency divider with duty ratio adjusting function | |
| CN116582131A (en) | Digital-to-time converter circuit architecture with gain adjustment and integral nonlinear calibration | |
| WO2023164970A1 (en) | Adaptive current generation circuit and method applied to high-speed adc input buffer | |
| CN114967411A (en) | Multi-stage time-to-digital converter with automatic reset mechanism | |
| CN109283832B (en) | Low-power-consumption time-to-digital converter and PHV compensation method thereof | |
| CN207896957U (en) | A kind of high-speed frequency divider | |
| CN207896958U (en) | A kind of high-speed frequency divider with duty cycle adjustment function | |
| CN115225083A (en) | Clock data correction circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |