CN110895501A - Serial port switching method and system - Google Patents
Serial port switching method and system Download PDFInfo
- Publication number
- CN110895501A CN110895501A CN201910496342.XA CN201910496342A CN110895501A CN 110895501 A CN110895501 A CN 110895501A CN 201910496342 A CN201910496342 A CN 201910496342A CN 110895501 A CN110895501 A CN 110895501A
- Authority
- CN
- China
- Prior art keywords
- identification information
- target
- target identification
- serial port
- output mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 29
- 230000006854 communication Effects 0.000 description 16
- 238000004891 communication Methods 0.000 description 16
- 101000746134 Homo sapiens DNA endonuclease RBBP8 Proteins 0.000 description 6
- 101000969031 Homo sapiens Nuclear protein 1 Proteins 0.000 description 6
- 102100021133 Nuclear protein 1 Human genes 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 5
- 239000002131 composite material Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000007175 bidirectional communication Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0002—Serial port, e.g. RS232C
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Information Transfer Systems (AREA)
Abstract
The invention provides a serial port switching method and a serial port switching system. The method comprises the following steps: the system control device obtains a chip selection instruction of the serial port, wherein the chip selection instruction comprises the following steps: first target identification information of a target output channel and second target identification information of a target output mode; the system control device determines a target output channel according to the first target identification information; the system control device switches an output channel executed by the serial port to a target output channel; the system control device sends the second target identification information to the transceiver chip; the transceiver chip determines a target output mode according to the second target identification information; and the transceiver chip switches the output mode executed by the serial port to a target output mode. The invention can flexibly switch the output channel and the output mode of the serial port, can switch the output channel and the output mode of the serial port through software under the condition of not changing external connection and not opening a case, and simultaneously uses a system control device for programming, thereby realizing modular operation and high portability.
Description
Technical Field
The invention relates to the technical field of communication, in particular to a serial port switching method and a serial port switching system.
Background
Serial communication is widely applied to various production, living and industrial environments, common serial communication modes include RS232, RS422 and RS485, various serial communication modes are commonly used, and an output channel and an output mode of each serial port are fixed under common conditions. According to the actual requirements of customers, the manufacturer sets the output channels and the output modes of all serial ports when designing products, namely one serial port corresponds to one serial port output channel and one serial port output channel corresponds to one serial port output mode.
Therefore, the current serial port switching mode is not flexible enough. On one hand, the output channel of the serial port is limited by hardware connection, and when a certain serial port has hardware failure, a new output channel can be selected only by changing the connection of the external serial port; on the other hand, when the user has other serial port mode requirements, the serial port communication mode needs to be switched through the jumper cap, however, when the serial port communication mode is switched, the case needs to be opened, the jumper cap is replaced, the switching process is complex, and the environment applicability and flexibility are poor when the computer is used.
Disclosure of Invention
The serial port switching method and the serial port switching system can flexibly switch the output channel and the output mode of the serial port, can switch the output channel and the output mode of the serial port through software under the condition of not changing external connection and not opening a case, and simultaneously use a system control device for programming, are modularized in operation and have high transportability.
In a first aspect, the present invention provides a serial port switching method, including:
the method comprises the following steps that a system control device obtains a chip selection instruction of a serial port, wherein the chip selection instruction comprises the following steps: first target identification information of a target output channel and second target identification information of a target output mode;
the system control device determines a target output channel according to the first target identification information;
the system control device switches an output channel executed by the serial port to a target output channel;
the system control device sends the second target identification information to a transceiver chip;
the transceiver chip determines a target output mode according to the second target identification information;
and the transceiver chip switches the output mode executed by the serial port to a target output mode.
Optionally, the step of sending, by the system control device, the second target identification information to a transceiver chip includes: the system control device converts the second target identification information into new second target identification information and then sends the new second target identification information to the transceiver chip;
the transceiver chip determines a target output mode according to the second target identification information, including:
and the transceiver chip determines a target output mode according to the new second target identification information.
Optionally, the step of determining, by the system control device, a target output channel according to the first target identification information includes:
the system control device inquires an output channel corresponding to the first target identification information according to the first target identification information and a corresponding table of target identification information of the output channel and the output channel;
and the system control device takes the output channel obtained by query as a target output channel.
Optionally, the step of determining, by the transceiver chip, a target output mode according to the second target identification information includes:
the transceiver chip inquires an output mode corresponding to the second target identification information according to the second target identification information and a corresponding table of the target identification information of the output mode and the output mode;
and the transceiver chip takes the output mode obtained by inquiry as a target output mode.
Optionally, the step of acquiring a chip select instruction of the serial port by the system control device includes:
and the system control device acquires a chip selection instruction of the serial port changed by the user through the BIOS from the BIOS ROM.
In a second aspect, the present invention further provides a serial port switching system, including:
the system control device is configured to obtain a chip selection instruction of the serial port, and the chip selection instruction comprises: first target identification information of a target output channel and second target identification information of a target output mode; determining a target output channel according to the first target identification information; switching an output channel executed by the serial port to a target output channel; sending the second target identification information to a transceiver chip;
a transceiver chip configured to determine a target output mode according to the second target identification information; and switching the output mode executed by the serial port to a target output mode.
Optionally, the system control device is further configured to convert the second target identification information into new second target identification information and send the new second target identification information to a transceiver chip;
the transceiver chip is further configured to determine a target output mode based on the new second target identification information.
Optionally, the system control device is further configured to query an output channel corresponding to the first target identification information according to the first target identification information and a corresponding table of target identification information of the output channel and the output channel; and taking the output channel obtained by query as a target output channel.
Optionally, the transceiver chip is further configured to query an output mode corresponding to the second target identification information according to the second target identification information and a corresponding table of target identification information and output mode of the output mode; and taking the output mode obtained by inquiry as a target output mode.
Optionally, the system control device is further configured to obtain a chip selection instruction of the serial port modified by the BIOS from the BIOS ROM.
The serial port switching method and the serial port switching system can flexibly switch the output channel and the output mode of the serial port, can switch the output channel and the output mode of the serial port through software under the condition of not changing external connection and not opening a case, and simultaneously use a system control device for programming, so that the modular operation is realized, and the portability is high.
Drawings
Fig. 1 is a schematic flow chart of a serial port switching method according to an embodiment of the present application;
fig. 2 is a schematic flow chart of a serial port switching method according to an embodiment of the present application;
fig. 3 is a schematic connection relationship diagram of a serial port switching system according to an embodiment of the present application;
fig. 4 is a schematic connection relationship diagram of a serial port switching system according to an embodiment of the present application;
fig. 5 is a schematic diagram illustrating a connection relationship between an actual serial interface and an output channel defined inside a serial port according to an embodiment of the present application.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
First, the noun terms to which the present invention relates are explained.
RS 232: the full-name EIA-RS-232C standard (abbreviated as 232, RS232) is a serial data communication interface standard established by EIA (electronic Industry association), and RS-232 is defined as a single-ended standard for increasing communication distance in low-rate serial communication, and adopts an unbalanced transmission mode, that is, so-called single-ended communication.
RS 422: RS-422 is a single-machine sending, multi-machine receiving unidirectional, balanced transmission specification named TIA/EIA-422-A standard.
RS 485: in order to expand the application range, the EIA establishes an RS-485 standard on the basis of RS-422 in 1983, increases multipoint and bidirectional communication capacity, namely allows a plurality of transmitters to be connected to the same bus, increases the driving capacity and the collision protection characteristic of the transmitters, and expands the common mode range of the bus.
Super io: and the I/O chip is responsible for providing serial and parallel interfaces, a floppy disk drive, a keyboard, a mouse and other control interfaces.
FIFO: (First Input First Output), i.e., a First-in-First-out queue.
BIOS: (Basic Input Output System), i.e., Basic Input Output System.
GPIO: (General Purpose Input Output), i.e., a General Purpose Input/Output interface.
FPGA (Field-Programmable Gate Array), which is a Field Programmable Gate Array, is executed in parallel and is developed as a semi-custom circuit in the Field of Application Specific Integrated Circuits (ASIC).
SP 339: the multi-protocol transceiver chip can realize flexible switching of different modes of the RS232/RS422/RS485 of the serial port.
In the present invention, the system control device may be an arm (advanced RISC machine) chip, a dsp (digital Signal processing) chip or an FPGA, and in the embodiment of the present invention, the FPGA is taken as an example.
In a first aspect, the present invention provides a serial port switching method, and referring to fig. 1, fig. 1 shows a schematic flowchart of a serial port switching method according to an embodiment of the present application, where the serial port switching method includes the following steps:
step S101: the FPGA acquires a chip selection instruction of the serial port, wherein the chip selection instruction comprises: first target identification information of a target output channel and second target identification information of a target output mode.
In an optional embodiment, the step of acquiring the chip select instruction of the serial port by the FPGA includes: and the FPGA acquires a chip selection instruction of the serial port changed by the BIOS from the BIOS ROM.
Specifically, the BIOS ROM registers first target identification information of a target output channel and second target identification information of a target output mode, and if a user wants to switch between the output channel and the output mode of the serial port, the user only needs to change a chip selection instruction in the BIOS ROM through the BIOS.
Step S102: and the FPGA determines a target output channel according to the first target identification information.
In an optional embodiment, the step of determining, by the FPGA, a target output channel according to the first target identification information includes: and the FPGA queries an output channel corresponding to the first target identification information according to the first target identification information and a corresponding table of the target identification information of the output channel and the output channel.
For example, the output channel of the serial port includes: COM1, COM2, COM3 and COM 4. The BIOS ROM includes: the two registers CONFIG1 and CONFIG0 are used for registering target identification information of an output channel, and each register registers a binary number; the first target identification information is binary number, wherein the correspondence between the output channel of the serial port and the target identification information is shown in table 1, and table 1 shows a correspondence table between the target identification information of the output channel and the output channel according to an embodiment of the present application.
TABLE 1
In the case where the first object identification information is 00, the output channel obtained by the query is COM 1.
In the case where the first object identification information is 01, the output channel obtained by the query is COM 2.
In the case where the first object identification information is 10, the output channel obtained by the query is COM 3.
In the case where the first object identification information is 11, the output channel obtained by the query is COM 4.
Therefore, when a hardware fault occurs to an actual interface of a certain serial port, serial port output channel selection can be directly carried out in the BIOS, namely switching is carried out among COM1, COM2, COM3 and COM4, a required serial port communication mode is switched to other serial ports, normal operation of communication is guaranteed, and reliability is high.
In an alternative embodiment, the target identification information of all the output channels is the same target identification information, that is, all the output channels are set to COM1, at this time, in order to avoid a failure in serial port transceiving, the serial port can only undertake a single transmission task. For example, a broadcast system may have multiple speakers simultaneously playing the same audio message.
Step S103: and the FPGA switches an output channel executed by the serial port to a target output channel.
In an optional embodiment, the FPGA uses the output channel obtained by the query as the target output channel.
Step S104: and the FPGA sends the second target identification information to a transceiver chip.
In an optional embodiment, the step of sending, by the FPGA, the second target identification information to a transceiver chip includes: and the FPGA converts the second target identification information into new second target identification information and then sends the new second target identification information to the transceiver chip.
The transceiver chip is SP339, and since the communication mode of the BIOS is SPI, and the SP339 cannot perform the communication mode of SPI, the FPGA needs to be used for information transfer, so that the converted chip select command can perform high and low level operation on two PIN PINs of the SP 339.
Step S105: and the transceiver chip determines a target output mode according to the second target identification information.
The transceiver chip determines a target output mode according to the second target identification information, including: and the transceiver chip determines a target output mode according to the new second target identification information.
Because the communication mode of the BIOS is the SPI, and the SP339 cannot perform the SPI communication mode, it needs to use the FPGA to perform information transfer, so that the new second target identification information is the target identification information of the second target identification information converted by the FPGA.
In an optional embodiment, the step of determining, by the transceiver chip, a target output mode according to the second target identification information includes: and the transceiver chip inquires the output mode corresponding to the second target identification information according to the second target identification information and the corresponding table of the target identification information and the output mode of the output mode.
For example, the output mode of the serial port includes: RS232 LOOP BACK, RS232, RS422 and RS485, wherein the RS232 LOOP BACK is a TX-RX data transmission mode, and can judge the consistency of transmitted and received data, namely a serial port self-test mode.
The transceiver chip includes: two registers of MODE1 and MODE0 for registering the target identification information of the output MODE, and each register registers a binary digit; the second target identification information is a binary number, where the correspondence between the output pattern of the serial port and the target identification information is shown in table 2, and table 2 shows a correspondence table between the target identification information of the output pattern and the output pattern according to an embodiment of the present application.
TABLE 2
And under the condition that the second target identification information is 00, the output mode obtained by query is RS232 LOOP BACK.
And under the condition that the second target identification information is 01, the output mode obtained by inquiring is RS 232.
And under the condition that the second target identification information is 10, the output mode obtained by inquiring is RS 485.
In the case where the second target identification information is 11, the output pattern obtained by the query is RS 422.
Therefore, under the condition that the switching channel is determined, the serial port can be flexibly switched among different output modes of RS232 LOOPBACK, RS232, RS422 and RS485 through the transceiver chip.
Step S106: and the transceiver chip switches the output mode executed by the serial port to a target output mode.
In an alternative embodiment, the transceiver chip takes the queried output pattern as the target output pattern.
The serial port switching method can flexibly switch the output channel and the output mode of the serial port, can switch the output channel and the output mode of the serial port through software under the condition that external connection is not changed and a case is not required to be opened, and simultaneously uses FPGA (field programmable gate array) programming, has the advantages of modular operation, high portability, more flexible switching process, more choices and less possibility of errors.
In a second aspect, the present invention further provides a serial port switching method, and referring to fig. 2, fig. 2 shows a schematic flowchart of a serial port switching method according to an embodiment of the present application, where the serial port switching method includes the following steps:
step S201: and the FPGA acquires a chip selection instruction of the serial port changed by the BIOS from the BIOS ROM.
Step S202: and the FPGA queries an output channel corresponding to the first target identification information according to the first target identification information and a corresponding table of the target identification information of the output channel and the output channel.
Step S203: and the FPGA takes the output channel obtained by query as a target output channel.
Step S204: and the FPGA converts the second target identification information into new second target identification information and then sends the new second target identification information to the transceiver chip.
Step S205: and the transceiver chip inquires the output mode corresponding to the new second target identification information according to the new second target identification information and the corresponding table of the target identification information of the output mode and the output mode.
Step S206: and the transceiver chip takes the output mode obtained by inquiry as a target output mode.
The serial port switching method can flexibly switch the output channel and the output mode of the serial port according to the first target identification information and the second target identification information, can switch the output channel and the output mode of the serial port through software under the condition that external connection is not changed and a case is not required to be opened, simultaneously uses FPGA (field programmable gate array) programming, is modular in operation, high in transportability, more flexible in switching process, more in selection and less prone to making mistakes.
In a third aspect, the present invention further provides a serial port switching system, referring to fig. 3, fig. 3 shows a schematic connection relationship diagram of the serial port switching system according to an embodiment of the present application, including: the FPGA is configured to obtain a chip selection instruction of the serial port, and the chip selection instruction comprises: first target identification information of a target output channel and second target identification information of a target output mode. And determining a target output channel according to the first target identification information. And switching the output channel executed by the serial port to a target output channel. And sending the second target identification information to a transceiver chip.
A transceiver chip configured to determine a target output mode according to the second target identification information. And switching the output mode executed by the serial port to a target output mode.
The transceiver chip is SP 339.
Super io configured to output the serial port signal to the FPGA.
And the BIOS is configured to send the chip selection instruction to the FPGA.
The serial port switching system can flexibly switch the output channel and the output mode of the serial port, can switch the output channel and the output mode of the serial port through software under the condition that external connection is not changed and a case is not required to be opened, simultaneously uses FPGA (field programmable gate array) programming, is modularized in operation, high in transportability, more flexible in switching process, more in selection and less prone to error.
In an optional embodiment, referring to fig. 4, fig. 4 shows a schematic connection relationship diagram of a serial port switching system according to an embodiment of the present application, in the serial port switching system, the BIOS ROM is connected to the CPU, the CPU is connected to the superior, the Super io is connected to the FPGA, the FPGA is connected to at least one SP339, and the SP339 is externally connected to a DB9P interface meeting an industrial standard, so that a composite serial port expansion hardware connection structure of the CPU + Super io & BIOS ROM + FPGA + SP339 is provided to improve flexibility of serial port switching. In this embodiment, taking COM1 as an example, referring to table 3, table 3 shows a definition table of each pin of a composite serial port under COM1 according to an embodiment of the present application. Wherein "x" indicates that the PIN is not functionally defined in the corresponding output mode.
TABLE 3
The PC directly utilizes Super io to define the serial port, and the Super io sends out a conventional output mode signal. In this embodiment, taking RS232 as an example, the RS232 interface definition refers to table 4, and table 4 shows a serial port definition table according to an embodiment of the present application.
TABLE 4
Before entering the operating system, the PC can enter the BIOS system to change the chip selection instruction, so as to change the chip selection configuration of the FPGA. Specifically, after a BIOS system chip selection changing instruction is entered, the BIOS ROM performs data transmission with the FPGA through a data bus, and the chip selection result of the FPGA on an output channel is changed.
In an alternative embodiment, referring to fig. 4 and fig. 5, fig. 5 is a schematic diagram illustrating a connection relationship between a serial port actual interface and an output channel defined inside a serial port according to an embodiment of the present application. A, B, C and D are the actual four serial ports in the serial port switching system; the COM1, the COM2, the COM3 and the COM4 are output channels defined inside four serial ports, and each serial port actual interface is connected with the output channels defined inside the four serial ports.
In an optional embodiment, the FPGA is further configured to convert the second target identification information into new second target identification information and send the new second target identification information to the transceiver chip.
The transceiver chip is further configured to determine a target output mode based on the new second target identification information.
In an optional embodiment, the FPGA is further configured to query the output channel corresponding to the first target identification information according to the first target identification information and a corresponding table of target identification information of the output channel and the output channel. And taking the output channel obtained by query as a target output channel.
In an optional embodiment, the transceiver chip is further configured to query an output mode corresponding to the second target identification information according to the second target identification information and a corresponding table of target identification information and output mode of the output mode. And taking the output mode obtained by inquiry as a target output mode.
In an optional embodiment, the FPGA is further configured to obtain a chip selection instruction of the serial port modified by the BIOS from the BIOS ROM.
The above description is only for the specific embodiment of the present invention, but the scope of the present invention is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present invention are included in the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (10)
1. A serial port switching method is characterized by comprising the following steps:
the method comprises the following steps that a system control device obtains a chip selection instruction of a serial port, wherein the chip selection instruction comprises the following steps: first target identification information of a target output channel and second target identification information of a target output mode;
the system control device determines a target output channel according to the first target identification information;
the system control device switches an output channel executed by the serial port to a target output channel;
the system control device sends the second target identification information to a transceiver chip;
the transceiver chip determines a target output mode according to the second target identification information;
and the transceiver chip switches the output mode executed by the serial port to a target output mode.
2. The serial port switching method according to claim 1, wherein the step of the system control device sending the second target identification information to a transceiver chip includes: the system control device converts the second target identification information into new second target identification information and then sends the new second target identification information to the transceiver chip;
the transceiver chip determines a target output mode according to the second target identification information, including:
and the transceiver chip determines a target output mode according to the new second target identification information.
3. The serial port switching method according to claim 1 or 2, wherein the step of determining a target output channel by the system control device according to the first target identification information includes:
the system control device inquires an output channel corresponding to the first target identification information according to the first target identification information and a corresponding table of target identification information of the output channel and the output channel;
and the system control device takes the output channel obtained by query as a target output channel.
4. The serial port switching method according to claim 1 or 2, wherein the step of determining the target output mode by the transceiver chip according to the second target identification information includes:
the transceiver chip inquires an output mode corresponding to the second target identification information according to the second target identification information and a corresponding table of the target identification information of the output mode and the output mode;
and the transceiver chip takes the output mode obtained by inquiry as a target output mode.
5. The serial port switching method according to claim 1 or 2, wherein the step of the system control device obtaining a serial port chip selection instruction comprises:
and the system control device acquires a chip selection instruction of the serial port changed by the user through the BIOS from the BIOS ROM.
6. A serial port switching system, comprising:
the system control device is configured to obtain a chip selection instruction of the serial port, and the chip selection instruction comprises: first target identification information of a target output channel and second target identification information of a target output mode; determining a target output channel according to the first target identification information; switching an output channel executed by the serial port to a target output channel; sending the second target identification information to a transceiver chip;
a transceiver chip configured to determine a target output mode according to the second target identification information; and switching the output mode executed by the serial port to a target output mode.
7. The serial port switching system according to claim 6, wherein the system control device is further configured to convert the second target identification information into new second target identification information and send the new second target identification information to a transceiver chip;
the transceiver chip is further configured to determine a target output mode based on the new second target identification information.
8. The serial port switching system according to claim 6 or 7, wherein the system control device is further configured to query an output channel corresponding to the first target identification information according to the first target identification information and a correspondence table of target identification information of the output channel and the output channel; and taking the output channel obtained by query as a target output channel.
9. The serial port switching system according to claim 6 or 7, wherein the transceiver chip is further configured to query an output mode corresponding to the second target identification information according to the second target identification information and a corresponding table of target identification information and output mode of the output mode; and taking the output mode obtained by inquiry as a target output mode.
10. The serial port switching system according to claim 6 or 7, wherein the system control device is further configured to obtain a chip selection instruction of the serial port modified by the BIOS from the BIOS ROM.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910496342.XA CN110895501B (en) | 2019-06-10 | 2019-06-10 | Serial port switching method and system thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910496342.XA CN110895501B (en) | 2019-06-10 | 2019-06-10 | Serial port switching method and system thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110895501A true CN110895501A (en) | 2020-03-20 |
| CN110895501B CN110895501B (en) | 2024-05-14 |
Family
ID=69785794
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910496342.XA Active CN110895501B (en) | 2019-06-10 | 2019-06-10 | Serial port switching method and system thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110895501B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112181743A (en) * | 2020-09-24 | 2021-01-05 | 中车青岛四方车辆研究所有限公司 | Accompanying and measuring device of serial port equipment |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101520763A (en) * | 2009-04-16 | 2009-09-02 | 成都市华为赛门铁克科技有限公司 | Method for switching serial ports and sharing device of serial ports |
| CN102033833A (en) * | 2009-09-25 | 2011-04-27 | 研祥智能科技股份有限公司 | Serial port communication switching method and serial port communication system |
| CN102035532A (en) * | 2009-09-28 | 2011-04-27 | 上海爱瑞科技发展有限公司 | Software switching circuit for communication serial port |
| US20140281718A1 (en) * | 2013-03-15 | 2014-09-18 | Portwell Inc. | Computer-on-module debug card assembly and a control system thereof |
| CN203966118U (en) * | 2014-06-19 | 2014-11-26 | 甘肃交通职业技术学院 | The VME bus multi-serial-port card of a kind of FPGA |
| CN104320594A (en) * | 2014-11-21 | 2015-01-28 | 连明昌 | Serial port matrix switcher based on FPGA |
| CN104811359A (en) * | 2015-04-10 | 2015-07-29 | 深圳市元征科技股份有限公司 | Serial port communication method and terminal |
| CN105718410A (en) * | 2016-01-19 | 2016-06-29 | 山东超越数控电子有限公司 | Adaptor for converting LPC (Low Pin Count) into SPI (Serial Peripheral Interface) and I2C based on FPGA (Field-Programmable Gate Array) and realizing method of adaptor |
| CN205375458U (en) * | 2016-01-20 | 2016-07-06 | 北京航宇天创科技发展有限公司 | Four -channel's multi -protocols communication interface card |
| CN107451087A (en) * | 2017-07-31 | 2017-12-08 | 郑州云海信息技术有限公司 | A kind of similarities and differences based on FPGA walk changeable serial ports and application method |
| CN108600017A (en) * | 2018-04-27 | 2018-09-28 | 中国科学院长春光学精密机械与物理研究所 | Multi-protocols serial ports expansion method |
| CN109672574A (en) * | 2019-01-29 | 2019-04-23 | 四川九洲电器集团有限责任公司 | A kind of adaptive switching module of multilink for unmanned platform telemetry communication |
-
2019
- 2019-06-10 CN CN201910496342.XA patent/CN110895501B/en active Active
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101520763A (en) * | 2009-04-16 | 2009-09-02 | 成都市华为赛门铁克科技有限公司 | Method for switching serial ports and sharing device of serial ports |
| CN102033833A (en) * | 2009-09-25 | 2011-04-27 | 研祥智能科技股份有限公司 | Serial port communication switching method and serial port communication system |
| CN102035532A (en) * | 2009-09-28 | 2011-04-27 | 上海爱瑞科技发展有限公司 | Software switching circuit for communication serial port |
| US20140281718A1 (en) * | 2013-03-15 | 2014-09-18 | Portwell Inc. | Computer-on-module debug card assembly and a control system thereof |
| CN203966118U (en) * | 2014-06-19 | 2014-11-26 | 甘肃交通职业技术学院 | The VME bus multi-serial-port card of a kind of FPGA |
| CN104320594A (en) * | 2014-11-21 | 2015-01-28 | 连明昌 | Serial port matrix switcher based on FPGA |
| CN104811359A (en) * | 2015-04-10 | 2015-07-29 | 深圳市元征科技股份有限公司 | Serial port communication method and terminal |
| CN105718410A (en) * | 2016-01-19 | 2016-06-29 | 山东超越数控电子有限公司 | Adaptor for converting LPC (Low Pin Count) into SPI (Serial Peripheral Interface) and I2C based on FPGA (Field-Programmable Gate Array) and realizing method of adaptor |
| CN205375458U (en) * | 2016-01-20 | 2016-07-06 | 北京航宇天创科技发展有限公司 | Four -channel's multi -protocols communication interface card |
| CN107451087A (en) * | 2017-07-31 | 2017-12-08 | 郑州云海信息技术有限公司 | A kind of similarities and differences based on FPGA walk changeable serial ports and application method |
| CN108600017A (en) * | 2018-04-27 | 2018-09-28 | 中国科学院长春光学精密机械与物理研究所 | Multi-protocols serial ports expansion method |
| CN109672574A (en) * | 2019-01-29 | 2019-04-23 | 四川九洲电器集团有限责任公司 | A kind of adaptive switching module of multilink for unmanned platform telemetry communication |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112181743A (en) * | 2020-09-24 | 2021-01-05 | 中车青岛四方车辆研究所有限公司 | Accompanying and measuring device of serial port equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110895501B (en) | 2024-05-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8184026B2 (en) | Mobile industry processor interface | |
| CN100476700C (en) | Apparatus and method for controlling key-press of mobile terminal | |
| KR20210002515A (en) | Receiving circuit, reconstruction method of receiving circuit, and electronic device | |
| CN109597778A (en) | A kind of multi-channel serial port signal list interface duplex output system and its implementation | |
| CN110895501A (en) | Serial port switching method and system | |
| CN110247265B (en) | Multifunctional data line, switching circuit and switching method | |
| CN214225912U (en) | Serial port level internal selection switching equipment and system | |
| CN106207685A (en) | A kind of plug interconnecting device | |
| US11343065B2 (en) | Serial bidirectional communication circuit and method thereof | |
| JPH0227443A (en) | Diagnosis control device | |
| US20020087749A1 (en) | Computer system, CPU and memory installed apparatus, and input/output control apparatus | |
| CN111722916A (en) | Method for processing MSI-X interruption by mapping table | |
| CN114461554A (en) | Redundant communication control system, redundant communication control method, and integrated device | |
| CN116794493A (en) | Device, system and method for testing connection interface by transmitting instruction through circuit board circuit | |
| CN210129113U (en) | EtherCAT control structure with main line control and independent control | |
| KR20060062758A (en) | Apparatus and method for improving of key recognition accuracy in multi key demanded terminal | |
| CN105677614B (en) | A kind of more host controllers, more host control methods and system | |
| US9288296B2 (en) | Mobile phone and method for outputting kernel message | |
| CN106898923B (en) | Interface connection method and interface connection device of network equipment | |
| JP3612496B2 (en) | Wireless device and remote monitoring control method thereof | |
| KR101117315B1 (en) | Sensor node and Method for composing sensor node | |
| JP2778472B2 (en) | Data processing device | |
| JP2008015869A (en) | Voice input and output device and method | |
| CN1328675C (en) | PCI arbitration mode configurable device and arbitration mode conversion method thereof | |
| CN112199307A (en) | Processing device with serial communication interface processing function and method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20230707 Address after: 518057 1701, Yanxiang science and technology building, 31 Gaoxin middle Fourth Road, Maling community, Yuehai street, Nanshan District, Shenzhen City, Guangdong Province Applicant after: Yanxiang smart IOT Technology Co.,Ltd. Address before: No.1, Yanxiang Zhigu chuangxiangdi, No.11, Gaoxin Road, Guangming New District, Shenzhen, Guangdong 518107 Applicant before: EVOC INTELLIGENT TECHNOLOGY Co.,Ltd. |
|
| TA01 | Transfer of patent application right | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |