CN110880918B - Power amplifier circuit and interphone thereof - Google Patents
Power amplifier circuit and interphone thereof Download PDFInfo
- Publication number
- CN110880918B CN110880918B CN201811038822.3A CN201811038822A CN110880918B CN 110880918 B CN110880918 B CN 110880918B CN 201811038822 A CN201811038822 A CN 201811038822A CN 110880918 B CN110880918 B CN 110880918B
- Authority
- CN
- China
- Prior art keywords
- circuit
- signal
- voltage
- power amplifier
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0288—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers using a main and one or several auxiliary peaking amplifiers whereby the load is connected to the main amplifier using an impedance inverter, e.g. Doherty amplifiers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/3827—Portable transceivers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Abstract
The invention provides a power amplifier circuit and an interphone thereof, wherein the circuit comprises a grid voltage control circuit, a detection circuit, a signal input circuit, a signal adjustment circuit and a signal output circuit which are sequentially connected in series, and the control of the grid voltage control circuit to the driving voltage of other circuits is realized, and signals branched by the signal output circuit are respectively compensated and amplified through the signal adjustment circuit, so that the signals output to the signal output circuit meet the quality requirements of the signals, the power addition efficiency of a power amplifier can be effectively improved, and finally the signals output finally can reach high efficiency through the amplifier on the signal output circuit, thereby solving the problems that the existing primary power amplifier circuit structure has poor compensation treatment effect on radio frequency signals and is difficult to reach the highest output efficiency.
Description
Technical Field
The invention relates to the technical field of intercom, in particular to a power amplifier circuit and an intercom thereof.
Background
As is well known, the Doherty structure is the dominant in current Power Amplifier (PA) design in base stations. High peak power and high efficiency in the offset power stage (back-offlowerlevel) make the Doherty amplifier an ideal way for power saving.
Current technology for PA design is using the Doherty structure to meet linearity and efficiency requirements, but existing conventional Doherty amplifiers include two amplifier stages, a main amplifier and an auxiliary amplifier, typically operating in two conditions, a small signal and a high signal. During small signals, only the main amplifier is active and the peak amplifier is inactive, the main amplifier being the amplifier that mainly amplifies the average power of the input signal, and the auxiliary amplifier being the amplifier that continues to amplify the input signal when the main amplifier is saturated. The main amplifier is connected to the output through an impedance transformer, typically a quarter-wavelength transmission line or equivalent lumped network, to compensate for the quarter-wavelength transmission line, adding a quarter-wavelength to the input of the peak amplifier. Therefore, only two amplifiers are arranged at present, only one-stage circuit processing is adopted, the compensation processing of signals is poor, the quality of the signals cannot be guaranteed, and therefore the user experience is poor.
Disclosure of Invention
The invention provides a power amplifier circuit and an interphone thereof, which solve the technical problem that the existing primary power amplifier circuit structure has poor compensation processing effect on radio frequency signals.
The invention provides a power amplifier circuit, comprising: the grid voltage control circuit and the detection circuit are sequentially connected in series, the signal input circuit divides an externally input radio frequency signal into two paths and then outputs the two paths of the radio frequency signal to the signal adjustment circuit for adjustment, and the signal adjustment circuit outputs the adjusted radio frequency signal to the signal output circuit for combination and outputs the combined radio frequency signal to an external device;
the detection circuit is arranged in the signal adjustment circuit and is connected with the grid voltage control circuit, and when the detection circuit works, the detection circuit transmits the detected change voltage in the signal adjustment circuit to the grid voltage control circuit, the grid voltage control circuit determines a corresponding driving voltage set according to the change voltage and a preset grid voltage adjustment rule, the driving voltage set comprises five different voltage values, and the voltage values in the driving voltage set are respectively and correspondingly output to the signal input circuit, the signal adjustment circuit and the signal output circuit.
Optionally, the signal input circuit includes a power divider and a bridge circuit, the power divider divides an externally input radio frequency signal, and directly inputs a first signal after dividing into the signal adjustment circuit, and inputs a second signal after amplitude and phase adjustment by the bridge circuit into the signal adjustment circuit.
Optionally, the bridge circuit includes a bridge chip and two paths of matching circuits respectively disposed on a third pin and a fourth pin of the bridge chip, a first pin of the bridge chip is connected with a second path of signal output end of the power divider, and a second pin of the bridge chip is connected with the signal adjusting circuit.
Optionally, the matching circuit comprises a matching device and a varactor which are sequentially connected in series; and a voltage detection unit is further arranged between the input and output ends of the varactors on the two paths of matching circuits, and the voltage detection unit detects the voltage between the input and output ends of the two varactors and feeds the voltage back to the grid voltage control circuit.
Optionally, the signal adjusting circuit includes a main circuit and an auxiliary circuit, the main circuit is configured to receive the first signal, adjust the first signal, and output the first signal to the signal output circuit, and the auxiliary circuit is configured to receive the second signal, adjust the second signal, and output the second signal to the signal output circuit.
Optionally, the signal output circuit includes a main amplifier and a peak amplifier, where the main amplifier is connected to the main circuit, and amplifies a first path of signal output by the main circuit; the peak amplifier is connected with the auxiliary circuit and amplifies the second path of signals output by the auxiliary circuit.
Optionally, the gate voltage control circuit includes a driving voltage generating circuit and a gate voltage generating circuit for providing a driving gate voltage for the signal output circuit, where the driving voltage generating circuit generates three driving voltages according to the changing voltage fed back by the detecting circuit, and outputs the three driving voltages to the main circuit and the auxiliary circuit in the signal adjusting circuit, and the bridge circuit in the signal input circuit, respectively.
Optionally, the detection circuit includes at least one sensor and a resistor device, and the sensor detects the voltage of the signal adjusted by the signal adjustment circuit.
Optionally, if the at least one sensor is one, the sensor detects a voltage of the adjusted signal on the main circuit in the signal adjustment circuit;
if the at least one sensor is more than two, the sensors respectively detect the voltages of the adjusted signals on the main circuit and the auxiliary circuit in the signal adjusting circuit.
Further, the embodiment of the invention also provides an interphone, which comprises: the power amplification circuit according to any one of the above claims, and an interphone body and an antenna respectively connected with an input end and an output end of the power amplification circuit, wherein the power amplification circuit processes a radio frequency signal sent by the interphone body and sends the radio frequency signal out through the antenna.
The invention has the beneficial effects that:
the invention provides a power amplifier circuit and an interphone thereof, wherein the circuit comprises a grid voltage control circuit, a detection circuit, a signal input circuit, a signal adjustment circuit and a signal output circuit which are sequentially connected in series, and the control of the grid voltage control circuit to the driving voltage of other circuits is realized, and signals branched by the signal output circuit are respectively compensated and amplified through the signal adjustment circuit, so that the signals output to the signal output circuit meet the quality requirements of the signals, the power addition efficiency of a power amplifier can be effectively improved, and finally the signals output finally can reach high efficiency through the amplifier on the signal output circuit, thereby solving the problems that the existing primary power amplifier circuit structure has poor compensation treatment effect on radio frequency signals and is difficult to reach the highest output efficiency.
Drawings
Fig. 1 is a schematic diagram of a power amplifier circuit according to an embodiment of the present invention;
fig. 2 is a schematic diagram of a power amplifier circuit according to an embodiment of the present invention;
fig. 3 is another schematic diagram of a power amplifier circuit according to an embodiment of the present invention.
Detailed Description
The invention will now be further explained by means of specific embodiments in connection with the accompanying drawings.
Embodiment one:
fig. 1 is a schematic diagram of a power amplifier circuit according to an embodiment of the present invention, where the circuit includes: the grid voltage control circuit 11, the detection circuit 12, the signal input circuit 13, the signal adjustment circuit 14 and the signal output circuit 15 are sequentially connected in series, and the grid voltage control circuit 11 is respectively connected with the detection circuit 12, the signal input circuit 13, the signal adjustment circuit 14 and the signal output circuit 15 and provides driving voltages for the detection circuit 12, the signal input circuit 13, the signal adjustment circuit 14 and the signal output circuit 15.
In this embodiment, the signal output circuit 13 is connected to an external device, divides an externally input radio frequency signal into two paths, outputs the two paths of the radio frequency signal to the signal adjustment circuit 14, adjusts the radio frequency signal by the signal adjustment circuit 14, wherein the adjustment specifically includes power compensation, signal amplification, and the like, and the signal adjustment circuit 14 outputs the adjusted radio frequency signal to the signal output circuit 15 for readjustment and combination, and finally outputs the adjusted radio frequency signal to an external device.
In practical application, the detection circuit 12 is disposed in the signal adjustment circuit 14 and is connected to the gate voltage control circuit 11, and when in operation, the detection circuit 12 transmits the detected change voltage in the signal adjustment circuit 14 to the gate voltage control circuit 11, the gate voltage control circuit 11 determines a corresponding driving voltage set according to the change voltage in combination with a preset gate voltage adjustment rule, and the driving voltage set includes five different voltage values, and outputs the voltage values in the driving voltage set to the signal input circuit 13, the signal adjustment circuit 14 and the signal output circuit 15 respectively.
In this embodiment, the signal input circuit 13 includes a power divider 131 and a bridge circuit 132, where the power divider 131 divides an externally input radio frequency signal, and directly inputs a first signal after dividing to the signal adjustment circuit 14, and inputs a second signal after amplitude and phase adjustment by the bridge circuit to the signal adjustment circuit 14.
In this embodiment, for the matching process with two input signals, the signal adjusting circuit 14 further includes two processing circuits, namely a main circuit 141 and an auxiliary circuit 142, where the main circuit 141 is configured to receive the first signal and output the first signal to the signal output circuit 15 after adjusting, and the auxiliary circuit 142 is configured to receive the second signal and output the second signal to the signal output circuit 15 after adjusting.
In practical applications, in the main circuit 141 and the auxiliary circuit 142, the main circuit 141 is a branch circuit of the main operation, and the auxiliary circuit 142 is started when the peak value adjustment is needed or other compensation processes are needed, however, in this embodiment, the auxiliary circuit 142 may also be operated simultaneously with the main circuit 141.
In this embodiment, the main circuit 141 and the auxiliary circuit 142 may be specifically designed by the following devices, and each may be formed by connecting an amplifier and a pass device in series, as shown in fig. 2.
In this embodiment, the signal adjusting circuit 14 may be specifically an adjusting circuit configured as multiple stages, specifically, the circuit structures of each stage may be composed of the main circuit 141 and the auxiliary circuit 142 (i.e. the corresponding structures in fig. 2), or some auxiliary circuits may be added according to actual situations or auxiliary devices may be adjusted according to the adjustment level of each stage, so that the signal can achieve the maximum quality effect, and the quality of the signal is improved, as shown in fig. 3.
In this embodiment, the bridge circuit 132 includes a bridge chip 1321 and two matching circuits 1322 respectively disposed on a third pin and a fourth pin of the bridge chip, a first pin of the bridge chip 1321 is connected to the second signal output end of the power divider, and a second pin of the bridge chip 1321 is connected to the signal adjusting circuit 14.
In practical application, the matching circuit 1322 includes a matching device and a varactor that are sequentially connected in series, so as to realize amplitude and phase adjustment of the Peak channel, thereby achieving the design of the optimal paek channel; a voltage detection unit (bissensor) is further arranged between the input and output ends of the varactors on the two paths of matching circuits, and the voltage detection unit detects the voltage between the input and output ends of the two varactors and feeds back the voltage to the gate voltage control circuit 11.
In this embodiment, for the setting of two signals, the signal output circuit 15 includes a main amplifier 151 and a peak amplifier 152, where the main amplifier 151 is connected to the main circuit 141, and amplifies the first signal output by the main circuit 141; the peak amplifier 152 is connected to the auxiliary circuit 142, amplifies the second signal output from the auxiliary circuit 142, and finally combines the signal output amplified by the main amplifier 151 and the peak amplifier 152, and outputs the combined signal to an external device.
In order to improve the adaptability of the circuit, the driving voltage is adaptively adjusted by the gate voltage control circuit 11, that is, when the gate voltage control circuit 11 outputs the adjusted driving voltage and the gate voltage, the gate voltage control circuit 11 calculates and readjusts according to the actual situation and then outputs a proper voltage, and the gate voltage control circuit 11 specifically includes a driving voltage generating circuit 111 and a gate voltage generating circuit 112 for providing the signal output circuit 15 with the driving gate voltage, where the driving voltage generating circuit 111 generates three driving voltages according to the changing voltage fed back by the detecting circuit 12, and outputs the three driving voltages to the main circuit 141 and the auxiliary circuit 142 in the signal adjusting circuit 14 and the bridge circuit 132 in the signal input circuit 13 respectively.
In practical applications, an inductor is further disposed between the driving voltage generating circuit 111 and the main circuit 141 and the auxiliary circuit 142, and the driving voltage generating circuit 111 is filtered by the inductor to remove noise, or suppress signals, so that signals output to the input ends of the main circuit 141 and the auxiliary circuit 142 meet the requirements.
In this embodiment, the detection circuit 12 includes at least one sensor 121 and a resistor device 122, the voltage of the signal adjusted by the signal adjusting circuit 14 is detected by the sensor 122, a sensitive peak power detection is provided, and then the peak power detection is transmitted back to the grid voltage control circuit 11 to control the output voltage after the algorithm, in practical application, when the grid voltage control circuit 11 is applied to a product, the grid voltage control circuit is also connected with a corresponding controller, and control adjustment of the output voltage is realized together through software calculation of the controller, so that accurate calculation of the driving voltage is realized.
In practical applications, if the at least one sensor 122 is one, the sensor 122 detects the voltage of the adjusted signal on the main circuit 141 in the signal adjustment circuit 14;
if the at least one sensor 122 is more than two, the sensors 122 respectively detect voltages of the adjusted signals on the main circuit 141 and the auxiliary circuit 142 in the signal adjusting circuit 14, and feed back the detected voltages to the grid voltage control circuit 11, and the grid voltage control circuit 11 calculates the driving voltage and the grid voltage according to the voltage combination adjustment rule fed by the detection circuit 12 and outputs the driving voltage and the grid voltage to other circuits, so that adjustment compensation of each circuit is adaptively adjusted, and meanwhile, the power amplifier circuit can perform adaptive adjustment according to different received radio frequency signals, so that the radio frequency signals finally output by the circuits can reach power maximization, and the signal transmitting efficiency is improved.
Correspondingly, the invention also provides an interphone, which comprises the power amplification circuit provided by the diagram, and an interphone body and an antenna which are respectively connected with the input end and the output end of the power amplification circuit, wherein the power amplification circuit processes a radio frequency signal sent by the interphone body and sends the radio frequency signal out through the antenna, and meanwhile, the interphone adopts the power amplification circuit provided by the diagram, so that the interphone can also realize the purpose of adjusting the signal quality and the transmitting efficiency.
In summary, through the implementation of the invention, at least the following beneficial effects exist:
the invention provides a power amplifier circuit and an interphone thereof, wherein the circuit comprises a grid voltage control circuit, a detection circuit, a signal input circuit, a signal adjustment circuit and a signal output circuit which are sequentially connected in series, and the control of the grid voltage control circuit to the driving voltage of other circuits is realized, and signals branched by the signal output circuit are respectively compensated and amplified through the signal adjustment circuit, so that the signals output to the signal output circuit meet the quality requirements of the signals, the power addition efficiency of a power amplifier can be effectively improved, and finally the signals output finally can reach high efficiency through the amplifier on the signal output circuit, thereby solving the problems that the existing primary power amplifier circuit structure has poor compensation treatment effect on radio frequency signals and is difficult to reach the highest output efficiency.
The foregoing is only specific embodiments of the present invention, and the present invention is not limited in any way, and any simple modification, equivalent variation, combination or modification made to the above embodiments according to the technical substance of the present invention still falls within the scope of the technical solution of the present invention.
Claims (10)
1. A power amplifier circuit, comprising: the grid voltage control circuit and the detection circuit are sequentially connected in series, the signal input circuit divides an externally input radio frequency signal into two paths and then outputs the two paths of the radio frequency signal to the signal adjustment circuit for adjustment, and the signal adjustment circuit outputs the adjusted radio frequency signal to the signal output circuit for combination and outputs the combined radio frequency signal to an external device;
the detection circuit is arranged in the signal adjustment circuit and is connected with the grid voltage control circuit, and when the detection circuit works, the detection circuit transmits the detected change voltage in the signal adjustment circuit to the grid voltage control circuit, the grid voltage control circuit determines a corresponding driving voltage set according to the change voltage and a preset grid voltage adjustment rule, the driving voltage set comprises five different voltage values, and the voltage values in the driving voltage set are respectively and correspondingly output to the signal input circuit, the signal adjustment circuit and the signal output circuit.
2. The power amplifier circuit of claim 1, wherein the signal input circuit comprises a power divider and a bridge circuit, the power divider divides an externally input radio frequency signal, and inputs a first divided signal directly to the signal adjustment circuit, and a second divided signal is input to the signal adjustment circuit after amplitude and phase adjustment by the bridge circuit.
3. The power amplifier circuit of claim 2, wherein the bridge circuit comprises a bridge chip and two matching circuits respectively arranged on a third pin and a fourth pin of the bridge chip, a first pin of the bridge chip is connected with a second signal output end of the power divider, and a second pin of the bridge chip is connected with the signal adjusting circuit.
4. A power amplifier circuit according to claim 3, wherein the matching circuit comprises a matching device and a varactor connected in series in turn; and a voltage detection unit is further arranged between the input and output ends of the varactors on the two paths of matching circuits, and the voltage detection unit detects the voltage between the input and output ends of the two varactors and feeds the voltage back to the grid voltage control circuit.
5. The power amplifier circuit of claim 3, wherein the signal conditioning circuit comprises a main circuit and an auxiliary circuit, the main circuit is configured to receive the first signal and condition the first signal for outputting to the signal output circuit, and the auxiliary circuit is configured to receive the second signal and condition the second signal for outputting to the signal output circuit.
6. The power amplifier circuit of claim 5, wherein the signal output circuit comprises a main amplifier and a peak amplifier, the main amplifier is connected with the main circuit, and the first path signal output by the main circuit is amplified; the peak amplifier is connected with the auxiliary circuit and amplifies the second path of signals output by the auxiliary circuit.
7. The power amplifier circuit according to any one of claims 1 to 6, wherein the gate voltage control circuit includes a drive voltage generation circuit and a gate voltage generation circuit that supplies the signal output circuit with drive gate voltages, the drive voltage generation circuit generates three drive voltages according to the change voltage fed back by the detection circuit, and outputs the three drive voltages to the main circuit and the auxiliary circuit in the signal adjustment circuit, and the bridge circuit in the signal input circuit, respectively.
8. The power amplifier circuit of claim 6, wherein the detection circuit comprises at least one sensor and a resistive device, the sensor detecting the voltage of the signal adjusted in the signal adjustment circuit.
9. The power amplifier circuit of claim 8, wherein if the at least one sensor is one, the sensor detects a voltage of the adjusted signal on a main circuit in the signal adjustment circuit;
if the at least one sensor is more than two, the sensors respectively detect the voltages of the adjusted signals on the main circuit and the auxiliary circuit in the signal adjusting circuit.
10. An interphone, comprising: the power amplifier circuit according to any one of claims 1-9, and an intercom body and an antenna respectively connected to an input end and an output end of the power amplifier circuit, wherein the power amplifier circuit processes a radio frequency signal sent by the intercom body and sends the radio frequency signal out through the antenna.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811038822.3A CN110880918B (en) | 2018-09-06 | 2018-09-06 | Power amplifier circuit and interphone thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811038822.3A CN110880918B (en) | 2018-09-06 | 2018-09-06 | Power amplifier circuit and interphone thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110880918A CN110880918A (en) | 2020-03-13 |
| CN110880918B true CN110880918B (en) | 2023-08-18 |
Family
ID=69727225
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811038822.3A Active CN110880918B (en) | 2018-09-06 | 2018-09-06 | Power amplifier circuit and interphone thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110880918B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201015188Y (en) * | 2006-10-18 | 2008-01-30 | 深圳国人通信有限公司 | Linear power amplifier device |
| CN101350599A (en) * | 2008-08-25 | 2009-01-21 | 华为技术有限公司 | Method, apparatus and base station for amplifying power |
| CN101499777A (en) * | 2008-01-29 | 2009-08-05 | 京信通信系统（中国）有限公司 | Highly efficient power amplifier and implementing method thereof |
| CN102801392A (en) * | 2012-09-13 | 2012-11-28 | 电子科技大学 | Radio frequency power amplification device |
| WO2015154574A1 (en) * | 2014-09-04 | 2015-10-15 | 中兴通讯股份有限公司 | Power amplification method and device |
| CN106301243A (en) * | 2015-05-22 | 2017-01-04 | 中国科学院苏州纳米技术与纳米仿生研究所 | A kind of Doherty amplifier |
-
2018
- 2018-09-06 CN CN201811038822.3A patent/CN110880918B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201015188Y (en) * | 2006-10-18 | 2008-01-30 | 深圳国人通信有限公司 | Linear power amplifier device |
| CN101499777A (en) * | 2008-01-29 | 2009-08-05 | 京信通信系统（中国）有限公司 | Highly efficient power amplifier and implementing method thereof |
| CN101350599A (en) * | 2008-08-25 | 2009-01-21 | 华为技术有限公司 | Method, apparatus and base station for amplifying power |
| CN102801392A (en) * | 2012-09-13 | 2012-11-28 | 电子科技大学 | Radio frequency power amplification device |
| WO2015154574A1 (en) * | 2014-09-04 | 2015-10-15 | 中兴通讯股份有限公司 | Power amplification method and device |
| CN106301243A (en) * | 2015-05-22 | 2017-01-04 | 中国科学院苏州纳米技术与纳米仿生研究所 | A kind of Doherty amplifier |
Non-Patent Citations (1)
| Title |
|---|
| 周剑玲等.无线对讲机.《通信工程及信息安全专业毕业实习实训教程》.2016,第70-73页. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110880918A (en) | 2020-03-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| USRE42447E1 (en) | Chireix architecture using low impedance amplifiers | |
| WO2013054601A1 (en) | Front-end amplifier | |
| JP2012244251A (en) | Amplifier, transmission device and amplifier control method | |
| KR101800726B1 (en) | Apparatus and method for improving efficiency in power amplifier | |
| EP3340461B1 (en) | Rf power amplifier bias modulation with programmable stages | |
| US9276460B2 (en) | Power converter with noise immunity | |
| WO2013078992A1 (en) | Doherty power amplifier and method and device for improving power amplification efficiency thereof | |
| CN102064774A (en) | Implementation method of power amplifying circuit and power amplifying device | |
| JP2010021719A (en) | Doherty amplifier | |
| JPWO2008044276A1 (en) | Power amplifier | |
| KR101481725B1 (en) | Apparatus and method for power transmitter in wirelass communication systems | |
| CN110880918B (en) | Power amplifier circuit and interphone thereof | |
| US11936340B2 (en) | Dynamically biased power amplification | |
| JP2013197698A (en) | Wireless communication apparatus | |
| JP2006174409A (en) | Doherty high efficient amplifier for high frequency and signal processing method thereof | |
| US9306515B2 (en) | Hybrid class operation power amplifier | |
| US20170005631A1 (en) | Output control circuit | |
| JP2015508266A (en) | High frequency transmitter, wireless microphone, and guitar transmitter or pocket transmitter | |
| CN107294498B (en) | Asymmetric Doherty amplifier | |
| CN101888254A (en) | RF front-end circuit | |
| CN108900207B (en) | Power amplifier device, radio frequency signal processing system and base station | |
| CN106301234B (en) | Doherty power amplifier control method and device | |
| US10840859B2 (en) | Amplification apparatus | |
| KR101859228B1 (en) | Apparatus and method for controlling output current of bias modulator in envelope tracking power transmitter | |
| WO2018139399A1 (en) | Power amplifier module, method for controlling power amplifier module, and high-frequency front end circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |