CN110795909B - Method, device, equipment and storage medium for constructing on-chip power switch chain - Google Patents
Method, device, equipment and storage medium for constructing on-chip power switch chain Download PDFInfo
- Publication number
- CN110795909B CN110795909B CN201911081410.2A CN201911081410A CN110795909B CN 110795909 B CN110795909 B CN 110795909B CN 201911081410 A CN201911081410 A CN 201911081410A CN 110795909 B CN110795909 B CN 110795909B
- Authority
- CN
- China
- Prior art keywords
- psw
- closed
- loop chain
- chain
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 29
- 230000004044 response Effects 0.000 claims abstract description 18
- 238000010276 construction Methods 0.000 claims abstract 2
- WYTGDNHDOZPMIW-RCBQFDQVSA-N alstonine Natural products C1=CC2=C3C=CC=CC3=NC2=C2N1C[C@H]1[C@H](C)OC=C(C(=O)OC)[C@H]1C2 WYTGDNHDOZPMIW-RCBQFDQVSA-N 0.000 claims description 16
- 238000004590 computer program Methods 0.000 claims description 16
- 238000012163 sequencing technique Methods 0.000 claims description 3
- 238000004804 winding Methods 0.000 abstract description 9
- 210000004027 cell Anatomy 0.000 description 10
- 238000010586 diagram Methods 0.000 description 4
- 210000002287 horizontal cell Anatomy 0.000 description 4
- 230000006978 adaptation Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000001788 irregular Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Supply And Distribution Of Alternating Current (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention provides a method, a device, equipment and a storage medium for constructing an on-chip power switch chain, wherein the construction method comprises the following steps: acquiring coordinate position information of all the gating power supply units psw in a central area and a gap area of a target module in the system on chip; connecting psw in the central region to form a first psw closed-loop chain; acquiring coordinate position information of a gating power supply unit trigger signal of a target module; accessing a gating power supply unit trigger signal and a gating power supply unit response signal into the first psw closed loop chain; connecting psw in the gap area to form a second psw closed-loop chain; determining the nearest target psw from the gap area in all psws in the central area; and taking the target psw as an access point, and connecting a second psw closed loop into the first psw closed loop chain to form an on-chip power switch chain. The invention can rapidly process the psw chain in the module, accurately realize the optimal connection of the psw, avoid the occurrence of lengthy connecting wires and prevent the winding congestion.
Description
Technical Field
The present invention relates to the field of integrated circuits, and in particular, to a method, an apparatus, a device, and a storage medium for constructing an on-chip power switch chain.
Background
In general, the connection of the gating power supply units is performed by a serial command (rechain Power Switch) of an electronic design automation tool, but the connection of the gating power supply units (psw) by the electronic design automation tool is not optimized, and the connection routing of the gating power supply units of different shapes of the same module (BLOCK) is greatly different, especially after the gating power supply units are added into a gap formed by two adjacent MACRO module units, the gating power supply units in the connection gap can be connected with the gating power supply units in the central area across the MACRO module units (as in fig. 1, the connection with the lower right corner psw can occur in the deepest psw in the gap, namely, the connection line of psw_x4yj in the gap formed by the MACRO module units macro_1 and macro_2 and psw_xjj (m-1) y0 in the central area, wherein in fig. 1, enable is a gating power supply unit trigger signal, ack is a gating power supply unit response signal), so that the connection routing between the gating power supply units is uncontrollable, more congestion is occupied, and the winding time of the optimizing tool is increased.
Disclosure of Invention
The invention provides a method, a device, equipment and a storage medium for constructing an on-chip power switch chain, and aims to solve the problems that when psw is in a processing module, winding resources are occupied and winding congestion is easy to cause.
In order to achieve the above object, an embodiment of the present invention provides a method for constructing an on-chip power switch chain, including:
acquiring coordinate position information of all the gating power supply units psw in a central area and a gap area of a target module in the system on chip; the gap area is an area between two adjacent macro module units in the target module, and the central area is an area except the gap area and the area where the macro module units are located in the target module;
connecting the psws in the central area according to the coordinate position information of each psw in the central area to form a first psw closed-loop chain;
acquiring coordinate position information of a gating power supply unit trigger signal of the target module;
according to the coordinate position information of the gating power supply unit trigger signal, the gating power supply unit trigger signal and a gating power supply unit response signal are connected into the first psw closed loop chain;
connecting psw in the gap area to form a second psw closed-loop chain;
determining the nearest target psw from all the psws in the central area according to the coordinate position information of each psw in the central area and the coordinate position information of each psw in the gap area;
and taking the target psw as an access point, and accessing the second psw closed-loop chain into the first psw closed-loop chain to form an on-chip power switch chain.
Wherein the coordinate position information of the psw comprises a horizontal direction coordinate value and a vertical direction coordinate value of the psw;
the step of connecting the psws in the central area according to the coordinate position information of each psw in the central area to form a first psw closed-loop chain comprises the following steps:
grouping all psws in the central area and the gap area according to the coordinate position information of all psws in the central area and the gap area, wherein the psws with the same horizontal direction coordinate values in the central area are grouped into the same longitudinal unit group, the psws with the same vertical direction coordinate values in the central area are grouped into the same transverse unit group, and all the psws in the gap area are grouped into the same longitudinal unit group;
and connecting the psw in the central area according to the longitudinal unit group and the transverse unit group in the central area to form a first psw closed-loop chain.
The step of connecting psw in the central area according to the longitudinal unit group and the transverse unit group in the central area to form a first psw closed-loop chain comprises the following steps:
determining the transverse unit group with the largest psw number from all the transverse unit groups in the central area, and taking the determined transverse unit group as a target transverse unit group;
for each longitudinal cell group in the central area, respectively, removing psw which is already contained in the target transverse cell group in the longitudinal cell group by comparing the target transverse cell group with the longitudinal cell group, and taking the longitudinal cell group with the psw removed as an effective longitudinal cell group;
determining the psw with the minimum horizontal coordinate value and the minimum vertical coordinate value in all the effective longitudinal unit groups, and connecting the psw in each effective longitudinal unit group in series in a serpentine connection mode by taking the psw as a starting point to form a serpentine psw chain;
and sequentially connecting the psws in the target transverse unit group in series according to the sequence of the horizontal coordinate values from large to small, connecting the psw at the end position of the serpentine psw chain to the psw with the largest horizontal coordinate value in the target transverse unit group, and connecting the psw with the smallest horizontal coordinate value in the target transverse unit group to the psw at the start position of the serpentine psw chain to form a first psw closed-loop chain.
The step of accessing the gating power supply unit trigger signal and the gating power supply unit response signal in the first psw closed loop chain according to the coordinate position information of the gating power supply unit trigger signal comprises the following steps:
determining the psw nearest to the gating power supply unit trigger signal in all the psws in each effective longitudinal unit group according to the coordinate position information of the gating power supply unit trigger signal and the coordinate position information of the psws in each effective longitudinal unit group in the first psw closed-loop chain;
accessing the triggering signal of the gating power supply unit into the determined psw, and determining the psw at the end position of the first psw closed-loop chain in the first psw closed-loop chain by taking the psw as a starting point;
and disconnecting the psw nearest to the gating power supply unit trigger signal in all the psws in each effective longitudinal unit group from the psw at the end position, and connecting a gating power supply unit response signal to the psw at the end position.
The step of connecting the psw in the gap region to form a second psw closed-loop chain comprises the following steps:
and connecting the psws in the longitudinal unit groups in the gap area according to the number of the psws in the longitudinal unit groups in the gap area to form a second psw closed-loop chain.
The step of connecting the psws in the longitudinal unit group in the gap area according to the number of the psws in the longitudinal unit group in the gap area to form a second psw closed-loop chain comprises the following steps:
when the number of the psws in the longitudinal unit group in the gap area is an odd number, one psw is connected in series in each interval from the psw with the minimum vertical coordinate value to the psw with the maximum vertical coordinate value in the longitudinal unit group, the psw with the maximum vertical coordinate value is connected to the adjacent psw, and one psw is connected in series in each interval from the adjacent psw to the psw with the adjacent psw as the starting point until all the psws in the longitudinal unit group are connected in series to form a second psw closed-loop chain;
when the number of psws in the longitudinal unit group in the gap area is even, sequencing each psw in the longitudinal unit group according to the sequence from small to large in vertical direction coordinate value, wherein in the longitudinal unit group, one psw is connected in series at intervals until the psw with the largest vertical direction coordinate value in the longitudinal unit group is obtained by taking the psw arranged at the second position as a starting point, the psw with the largest vertical direction coordinate value is connected in the adjacent psw, and one psw is connected in series at intervals until all the psws in the longitudinal unit group are connected in series by taking the adjacent psw as a starting point, so that a second psw closed-loop chain is formed.
The step of using the target psw as an access point to connect the second psw closed-loop chain to the first psw closed-loop chain to form an on-chip power switch chain includes:
inserting the second psw closed-loop chain between the target psw and a subsequent psw in the first psw closed-loop chain in series with the target psw; and the psw at the starting point position of the second psw closed-loop chain is connected with the target psw, and the psw at the ending point position of the second psw closed-loop chain is connected with the subsequent psw.
The embodiment of the invention also provides a device for constructing the on-chip power switch chain, which comprises the following components:
the first acquisition module is used for acquiring coordinate position information of all the gating power supply units psw in the central area and the gap area of the target module in the system on chip; the gap area is an area between two adjacent macro module units in the target module, and the central area is an area except the gap area and the area where the macro module units are located in the target module;
the first connection module is used for connecting the psws in the central area according to the coordinate position information of each psw in the central area to form a first psw closed-loop chain;
the second acquisition module is used for acquiring coordinate position information of the gating power supply unit trigger signal of the target module;
the first access module is used for accessing the gating power supply unit trigger signal and the gating power supply unit response signal into the first psw closed-loop chain according to the coordinate position information of the gating power supply unit trigger signal;
the second connecting module is used for connecting the psw in the gap area to form a second psw closed-loop chain;
the determining module is used for determining the nearest target psw from the gap area in all the psws in the central area according to the coordinate position information of each psw in the central area and the coordinate position information of each psw in the gap area;
and the second access module is used for taking the target psw as an access point, and accessing the second psw closed-loop chain into the first psw closed-loop chain to form an on-chip power switch chain.
The embodiment of the invention also provides equipment for constructing the on-chip power switch chain, which comprises a memory, a processor and a computer program stored in the memory and capable of running on the processor, wherein the processor realizes the steps of the method for constructing the on-chip power switch chain when executing the computer program.
Embodiments of the present invention also provide a computer readable storage medium storing a computer program which, when executed by a processor, implements the steps of the method for constructing an on-chip power switch chain described above.
The scheme of the invention has at least the following beneficial effects:
in the embodiment of the invention, the psw in the central area is connected according to the coordinate position information of each psw in the central area of the target module to form a first psw closed-loop chain, a gating power supply unit trigger signal and a gating power supply unit response signal are connected in the first psw closed-loop chain, then the psw in the gap area is connected to form a second psw closed-loop chain, the target psw closest to the gap area in all the psws in the central area is determined according to the coordinate position information of each psw in the gap area and the central area, and finally the target psw is taken as an access point, and the second psw in the gap area is closed-loop-linked into the first psw closed-loop chain in the central area to form the on-chip power switch chain. The psw in the gap area forms a closed loop chain, and when the second psw closed loop chain in the gap area is connected with the first psw closed loop chain, the second psw closed loop chain is connected with the psw nearest to the gap, so that the condition that the psw in the gap area is connected with the psw in the central area across a macro module unit can be avoided, the psw chain in the fast processing module can be accurately connected, redundant connecting lines are avoided, and winding congestion is prevented.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings that are required in the embodiments or the description of the prior art will be briefly described, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and other drawings may be obtained according to the structures shown in these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic diagram of a psw chain within a module in a current system on a chip;
FIG. 2 is a flow chart of a method of constructing an on-chip power switch chain in an embodiment of the invention;
FIG. 3 is a schematic diagram of an on-chip power switch chain constructed in an embodiment of the invention;
FIG. 4 is a schematic diagram of a device for constructing an on-chip power switch chain according to an embodiment of the present invention;
fig. 5 is a schematic structural diagram of an apparatus for constructing an on-chip power switch chain in an embodiment of the present invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and fully with reference to the accompanying drawings, in which it is evident that the embodiments described are some, but not all embodiments of the invention. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
It should be noted that the terms "first," "second," and "second" are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implying a number of technical features being indicated. Thus, a feature defining "a first" or "a second" may explicitly or implicitly include one or more such feature. In the description of the present invention, the meaning of "a plurality" is two or more, unless explicitly defined otherwise.
As shown in fig. 2, an embodiment of the present invention provides a method for constructing an on-chip power switch chain, the method comprising:
and step 21, acquiring coordinate position information of all the gating power supply units psw in the central area and the gap area of the target module in the system on chip.
The gap area is an area between two adjacent MACRO block units in the target block (such as an area between MACRO block unit macro_1 and MACRO block unit macro_2 and an area between MACRO block unit macro_2 and MACRO block unit macro_h in fig. 3), and of course, when the gap area is defined, a specified horizontal width may be used to define the gap area, and the gap area needs to be reserved when the MACRO block units are placed, so as to be beneficial to psw addition and timing convergence; the central area is an area of the target module except the gap area and the area where the macro module unit is located. It should be noted that, the target module is a module to which psw needs to be added in the system on chip; the obtained coordinate position information of the psw includes a horizontal coordinate value (such as an x-axis coordinate value) and a vertical coordinate value (such as a y-axis coordinate value) of the psw, and a large rectangular box at the periphery in fig. 3 represents a target module, and each small rectangular box in the target module represents a psw.
Specifically, in an embodiment of the present invention, the coordinate location information of psw may be obtained from the relevant stored data of the system on chip.
And step 22, connecting the psws in the central area according to the coordinate position information of each psw in the central area to form a first psw closed-loop chain.
In the embodiment of the present invention, in order to avoid the occurrence of lengthy connection lines, when each psw in the central area is connected, a first psw closed loop chain is formed by determining a starting point and sequentially searching for the adjacent nearest psw for connection.
And step 23, acquiring coordinate position information of a trigger signal of a gating power supply unit of the target module.
In an embodiment of the present invention, the coordinate position information of the gating power supply unit trigger signal includes a horizontal coordinate value (such as an x-axis coordinate value) and a vertical coordinate value (such as a y-axis coordinate value) of the gating power supply unit trigger signal. Specifically, in the embodiment of the present invention, the coordinate position information of the trigger signal of the gating power supply unit may be obtained from the relevant stored data of the system on chip.
And step 24, accessing the gating power supply unit trigger signal and the gating power supply unit response signal into the first psw closed loop chain according to the coordinate position information of the gating power supply unit trigger signal.
In the embodiment of the invention, in order to avoid the occurrence of a lengthy connection line, a psw close to the trigger signal of the gating power supply unit is selected from the first psw closed loop chain to be connected to the trigger signal of the gating power supply unit, and the connection position of the response signal of the gating power supply unit is determined according to the connection position of the trigger signal of the gating power supply unit so as to be connected to the response signal of the gating power supply unit.
And step 25, connecting the psw in the gap region to form a second psw closed-loop chain.
And step 26, determining the nearest target psw from the gap area in all the psws in the central area according to the coordinate position information of each psw in the central area and the coordinate position information of each psw in the gap area.
In the embodiment of the present invention, the psw at the slit opening in the slit area (i.e., the psw near the central area in the slit area) may be taken as a basis for determination, and specifically, the target psw may be determined by calculating the distance between the psw and each psw in the central area.
And step 27, taking the target psw as an access point, and connecting the second psw closed-loop chain into the first psw closed-loop chain to form an on-chip power switch chain.
In the embodiment of the invention, in order to avoid the condition that the psw in the gap area is connected with the psw in the central area across the macro module unit, the psw in the gap area can be connected to form a psw closed loop chain, and then the closed loop is connected into the psw at the gap opening, so that a complete on-chip power switch chain is formed quickly, the optimal connection of the psw is realized accurately, the occurrence of redundant connecting lines is avoided, and winding congestion is prevented. Meanwhile, the method for constructing the on-chip power switch chain in the embodiment of the invention is convenient to use, does not make special setting because of the change of the module shape, and particularly is used for the situation that the gap area formed by the macro module units is more and the module shape is irregular. It should be noted that, if there are multiple slot areas in the target module, step 25 and step 26 are executed for each slot area, and the corresponding target psw is used as the access point to access the first psw closed-loop chain.
Next, a specific implementation manner of a part of steps in the method for constructing an on-chip power switch chain will be further described.
In the embodiment of the present invention, the step 22 connects psws in the center area according to the coordinate position information of each psw in the center area, and a specific implementation manner of forming a first psw closed-loop chain includes the following steps:
first, grouping all psw in the central area and the gap area according to the coordinate position information of all psw in the central area and the gap area. The psw with the same horizontal coordinate value in the central area is divided into the same longitudinal unit group, the psw with the same vertical coordinate value in the central area is divided into the same transverse unit group, and all the psws in the gap area are divided into the same longitudinal unit group.
In the embodiment of the present invention, for convenience of processing, after the coordinate position information of psw is obtained, the coordinate values in the horizontal direction and the coordinate values in the vertical direction may be rounded, and if the coordinate position information of a certain psw is (10.5, 12.5), the coordinate position information of a certain psw may be rounded to (10, 12). It will be appreciated that when the computer program is implemented, for a certain psw, a variable cell (x, y) may be defined by distinguishing a horizontal coordinate value (x) and a vertical coordinate value (y) of the psw, and an instantiation name of the psw may be assigned to the variable, so that all instantiations of the psw may be assigned to a specific variable named in the horizontal and vertical coordinates, for example, the instantiation name of the psw is psw_x0y0, and the rounded coordinate position information is (10, 12), and then the instantiation name psw_x0y0 may be assigned to the variable cell (10, 12).
And secondly, connecting psw in the central area according to the longitudinal unit group and the transverse unit group in the central area to form a first psw closed-loop chain.
Specifically, in the embodiment of the present invention, the specific implementation manner of the above second step includes the following steps:
and step one, determining the transverse unit group with the largest psw number from all the transverse unit groups in the central area, and taking the determined transverse unit group as a target transverse unit group. As shown in fig. 3, the lowermost horizontal cell group in the drawing is the target horizontal cell group. It should be noted that the purpose of this set of target transverse units is to ensure that psw in the central region can form a closed loop chain.
And secondly, respectively aiming at each longitudinal unit group in the central area, comparing the target transverse unit group with the longitudinal unit group, removing psw which is already contained in the target transverse unit group in the longitudinal unit group, and taking the longitudinal unit group with the psw removed as an effective longitudinal unit group. If the target transverse unit group includes psw with an exemplary name of psw_x0y0 and a certain longitudinal unit group also includes psw with an exemplary name of psw_x0y0, then psw with an exemplary name of psw_x0y0 in the longitudinal unit group needs to be removed, and the longitudinal unit group with the psw removed is taken as an effective longitudinal unit group.
And thirdly, determining the psw with the minimum horizontal coordinate value and the minimum vertical coordinate value in all the effective longitudinal unit groups, and connecting the psw in each effective longitudinal unit group in series in a serpentine connection mode by taking the psw as a starting point to form a serpentine psw chain. As shown in fig. 3, the lowest psw in the first effective longitudinal unit group at the leftmost side in the figure is taken as a starting point, then other psws in the effective longitudinal unit group are sequentially connected, and finally the psws in the other effective longitudinal unit groups are connected in series in a serpentine connection mode to form a serpentine psw chain.
And fourthly, sequentially connecting the psws in the target transverse unit group in series according to the sequence of the horizontal coordinate values from large to small, connecting the psw at the end position of the serpentine psw chain to the psw with the largest horizontal coordinate value in the target transverse unit group, and connecting the psw with the smallest horizontal coordinate value in the target transverse unit group to the psw at the start position of the serpentine psw chain to form a first psw closed-loop chain. As shown in fig. 3, the psws in the target transverse unit group are sequentially connected from right to left, and the psw at the end position of the serpentine psw chain is connected to the rightmost psw in the target transverse unit group, and the leftmost psw in the target transverse unit group is connected to the psw (not shown in the figure) at the start position of the serpentine psw chain, so as to form a first psw closed loop chain.
In the embodiment of the present invention, the step 24, according to the coordinate position information of the gating power supply unit trigger signal, connects the gating power supply unit trigger signal and the gating power supply unit response signal in the first psw closed loop chain, and the specific implementation manner includes the following steps:
step one, determining the psw nearest to the gating power supply unit trigger signal in all the psws in each effective longitudinal unit group according to the coordinate position information of the gating power supply unit trigger signal and the coordinate position information of the psws in each effective longitudinal unit group in the first psw closed loop chain. Specifically, the psw closest to the gating power supply unit trigger signal in all psw in each effective longitudinal unit group can be determined by calculating the distance between the psw in each effective longitudinal unit group and the gating power supply unit trigger signal. As shown in fig. 3, the lowest psw in the first active vertical unit group at the far left in the figure is the psw closest to the gating power supply unit trigger signal in each active vertical unit group.
And secondly, accessing the triggering signal of the gate control power supply unit into the determined psw, and determining the psw at the end position of the first psw closed-loop chain in the first psw closed-loop chain by taking the psw as a starting point. As shown in fig. 3, a gating power supply unit trigger signal (Enable) is connected to the lowest psw in the first effective longitudinal unit group at the leftmost side in the graph, and at the same time, the leftmost psw in the target transverse unit group is the determined psw at the end position of the first psw closed loop.
And thirdly, disconnecting the psw nearest to the triggering signal of the gating power supply unit in all the psws in each effective longitudinal unit group from the psw at the end position, and connecting a response signal of the gating power supply unit to the psw at the end position. As shown in fig. 3, the connection between the lowest psw in the first left-most active vertical cell group in the figure and the leftmost psw in the target horizontal cell group is disconnected, and the response signal (ack) of the gating power supply unit is connected to the leftmost psw in the target horizontal cell group.
In the embodiment of the present invention, in the step 25, the psw in the gap area is connected, and a specific implementation manner of forming the second psw closed-loop chain may be: and connecting the psws in the longitudinal unit groups in the gap area according to the number of the psws in the longitudinal unit groups in the gap area to form a second psw closed-loop chain.
Specifically, when the number of psw in the longitudinal unit group in the gap area is an odd number, one psw is connected in series in each interval from the psw with the smallest vertical coordinate value to the psw with the largest vertical coordinate value in the longitudinal unit group, the psw with the largest vertical coordinate value is connected to the adjacent psw, and one psw is connected in series in each interval from the adjacent psw to the adjacent psw, until all the psw in the longitudinal unit group are connected in series, so as to form a second psw closed-loop chain. As shown in fig. 3, in the gap region between the MACRO block unit macro_2 and the MACRO block unit macro_h, if the number of each psw in the vertical unit group in the gap region is sequentially 1, 2, 3, 4, and 5 from bottom to top, then the psw with the number 1 is the starting point, the psw with the number 3 and the number 5 are sequentially connected, then the psw with the number 5 is connected to the psw with the number 4, and the psw with the number 4 is connected to the psw with the number 2, so as to form a second psw closed loop chain.
When the number of psws in the longitudinal unit group in the gap area is even, sequencing each psw in the longitudinal unit group according to the sequence from small to large in vertical direction coordinate value, wherein in the longitudinal unit group, one psw is connected in series at intervals until the psw with the largest vertical direction coordinate value in the longitudinal unit group is obtained by taking the psw arranged at the second position as a starting point, the psw with the largest vertical direction coordinate value is connected in the adjacent psw, and one psw is connected in series at intervals until all the psws in the longitudinal unit group are connected in series by taking the adjacent psw as a starting point, so that a second psw closed-loop chain is formed. As shown in fig. 3, in the gap region between the MACRO block unit macro_1 and the MACRO block unit macro_2, if the number of each psw in the vertical unit group in the gap region is sequentially 1, 2, 3, and 4 from bottom to top, then the psw with the number 2 is used as a starting point, the psw with the number 4 is connected with the psw with the number 3, and finally the psw with the number 3 is connected with the psw with the number 1, so as to form a second psw closed loop chain.
In the embodiment of the present invention, in the step 27, the specific implementation manner of forming the on-chip power switch chain by using the target psw as an access point and accessing the second psw closed-loop chain to the first psw closed-loop chain is as follows: inserting the second psw closed-loop chain between the target psw and a subsequent psw in the first psw closed-loop chain in series with the target psw; and the psw at the starting point position of the second psw closed-loop chain is connected with the target psw, and the psw at the ending point position of the second psw closed-loop chain is connected with the subsequent psw. As shown in fig. 3, the second closed-loop chain of the psw in the gap region between the MACRO block unit macro_1 and the MACRO block unit macro_2 is connected between the psw at the lower side of the gap region and the psw at the lower right corner of the gap region, and the second closed-loop chain of the psw in the gap region between the MACRO block unit macro_2 and the MACRO block unit macro_h is connected between the psw at the lower left corner of the gap region and the psw at the lower right corner of the gap region.
As shown in fig. 4, the embodiment of the invention further provides a device for constructing an on-chip power switch chain, which comprises a first acquisition module 41, a first connection module 42, a second acquisition module 43, a first access module 44, a second connection module 45, a determination module 46 and a second access module 47.
The first acquiring module 41 is configured to acquire coordinate position information of all the gate-controlled power supply units psw in a central area and a gap area of a target module in the system on chip; the gap area is an area between two adjacent macro module units in the target module, and the central area is an area except the gap area and the area where the macro module units are located in the target module;
the first connection module 42 is configured to connect the psws in the central area according to the coordinate position information of each psw in the central area, so as to form a first psw closed-loop chain;
a second obtaining module 43, configured to obtain coordinate position information of a trigger signal of a gating power supply unit of the target module;
a first access module 44, configured to access the gating power supply unit trigger signal and a gating power supply unit response signal in the first psw closed loop chain according to coordinate position information of the gating power supply unit trigger signal;
a second connection module 45, configured to connect psw in the gap area to form a second psw closed-loop chain;
the determining module 46 is configured to determine, according to the coordinate position information of each psw in the central area and the coordinate position information of each psw in the gap area, a target psw closest to the gap area among all the psws in the central area;
and a second access module 47, configured to use the target psw as an access point, and access the second psw closed-loop chain to the first psw closed-loop chain to form an on-chip power switch chain.
In the embodiment of the present invention, the on-chip power switch chain constructing device 40 is a device corresponding to the above-mentioned on-chip power switch chain constructing method, and can rapidly process the psw chain in the module, accurately realize the optimal connection of the psw, avoid the occurrence of lengthy connection lines, and prevent winding congestion.
It should be noted that, the on-chip power switch chain constructing apparatus 40 includes all modules or units for implementing the above-mentioned on-chip power switch chain constructing method, and in order to avoid excessive repetition, each module or unit of the on-chip power switch chain constructing apparatus 40 is not described in detail herein.
As shown in fig. 5, an embodiment of the present invention further provides an on-chip power switch chain building apparatus, which includes a memory 51, a processor 52, and a computer program 53 stored in the memory 51 and executable on the processor 52, where the processor 52 implements the steps of the on-chip power switch chain building method described above when executing the computer program 53.
That is, in the embodiment of the present invention, the steps of the above-mentioned method for constructing an on-chip power switch chain are implemented when the processor 52 of the apparatus 50 for constructing an on-chip power switch chain executes the computer program 53, so that psw series in a module can be rapidly processed, optimal connection of the psw can be accurately implemented, lengthy connection lines are avoided, and winding congestion is prevented.
Furthermore, an embodiment of the present invention provides a computer readable storage medium storing a computer program, which when executed by a processor, implements the steps of the method for constructing an on-chip power switch chain described above.
That is, in a specific embodiment of the present invention, when the computer program of the computer readable storage medium is executed by the processor, the steps of the method for constructing an on-chip power switch chain described above are implemented, so that psw series in the module can be rapidly processed, optimal connection of psw can be accurately implemented, lengthy connection lines are avoided, and winding congestion is prevented.
The computer program of the computer readable storage medium may include, for example, computer program code, which may be in source code form, object code form, executable file or some intermediate form, etc. The computer readable medium may include: any entity or device capable of carrying the computer program code, a recording medium, a U disk, a removable hard disk, a magnetic disk, an optical disk, a computer Memory, a Read-Only Memory (ROM), a random access Memory (RAM, random Access Memory), an electrical carrier signal, a telecommunications signal, a software distribution medium, and so forth.
While the foregoing is directed to the preferred embodiments of the present invention, it will be appreciated by those skilled in the art that various modifications and adaptations can be made without departing from the principles of the present invention, and such modifications and adaptations are intended to be comprehended within the scope of the present invention.
Claims (10)
1. The method for constructing the on-chip power switch chain is characterized by comprising the following steps of:
acquiring coordinate position information of all the gating power supply units psw in a central area and a gap area of a target module in the system on chip; the gap area is an area between two adjacent macro module units in the target module, and the central area is an area except the gap area and the area where the macro module units are located in the target module;
connecting the psws in the central area according to the coordinate position information of each psw in the central area to form a first psw closed-loop chain;
acquiring coordinate position information of a gating power supply unit trigger signal of the target module;
according to the coordinate position information of the gating power supply unit trigger signal, the gating power supply unit trigger signal and a gating power supply unit response signal are connected into the first psw closed loop chain;
connecting psw in the gap area to form a second psw closed-loop chain;
determining the nearest target psw from all the psws in the central area according to the coordinate position information of each psw in the central area and the coordinate position information of each psw in the gap area;
and taking the target psw as an access point, and accessing the second psw closed-loop chain into the first psw closed-loop chain to form an on-chip power switch chain.
2. The construction method according to claim 1, wherein the coordinate position information of the psw includes a horizontal direction coordinate value and a vertical direction coordinate value of the psw;
the step of connecting the psws in the central area according to the coordinate position information of each psw in the central area to form a first psw closed-loop chain comprises the following steps:
grouping all psws in the central area and the gap area according to the coordinate position information of all psws in the central area and the gap area, wherein the psws with the same horizontal direction coordinate values in the central area are grouped into the same longitudinal unit group, the psws with the same vertical direction coordinate values in the central area are grouped into the same transverse unit group, and all the psws in the gap area are grouped into the same longitudinal unit group;
and connecting the psw in the central area according to the longitudinal unit group and the transverse unit group in the central area to form a first psw closed-loop chain.
3. The method of building of claim 2, wherein the step of connecting psw in the central region according to the longitudinal unit group and the transverse unit group in the central region to form a first psw closed-loop chain comprises:
determining the transverse unit group with the largest psw number from all the transverse unit groups in the central area, and taking the determined transverse unit group as a target transverse unit group;
for each longitudinal cell group in the central area, respectively, removing psw which is already contained in the target transverse cell group in the longitudinal cell group by comparing the target transverse cell group with the longitudinal cell group, and taking the longitudinal cell group with the psw removed as an effective longitudinal cell group;
determining the psw with the minimum horizontal coordinate value and the minimum vertical coordinate value in all the effective longitudinal unit groups, and connecting the psw in each effective longitudinal unit group in series in a serpentine connection mode by taking the psw as a starting point to form a serpentine psw chain;
and sequentially connecting the psws in the target transverse unit group in series according to the sequence of the horizontal coordinate values from large to small, connecting the psw at the end position of the serpentine psw chain to the psw with the largest horizontal coordinate value in the target transverse unit group, and connecting the psw with the smallest horizontal coordinate value in the target transverse unit group to the psw at the start position of the serpentine psw chain to form a first psw closed-loop chain.
4. The method according to claim 3, wherein the step of accessing the gating power supply unit trigger signal and the gating power supply unit response signal in the first psw closed loop chain according to the coordinate position information of the gating power supply unit trigger signal includes:
determining the psw nearest to the gating power supply unit trigger signal in all the psws in each effective longitudinal unit group according to the coordinate position information of the gating power supply unit trigger signal and the coordinate position information of the psws in each effective longitudinal unit group in the first psw closed-loop chain;
accessing the triggering signal of the gating power supply unit into the determined psw, and determining the psw at the end position of the first psw closed-loop chain in the first psw closed-loop chain by taking the psw as a starting point;
and disconnecting the psw nearest to the gating power supply unit trigger signal in all the psws in each effective longitudinal unit group from the psw at the end position, and connecting a gating power supply unit response signal to the psw at the end position.
5. The method of claim 2, wherein the step of joining psw in the gap region to form a second psw closed-loop chain comprises:
and connecting the psws in the longitudinal unit groups in the gap area according to the number of the psws in the longitudinal unit groups in the gap area to form a second psw closed-loop chain.
6. The method of constructing a closed-loop chain of psw in the longitudinal cell group in the gap region according to the number of psw in the longitudinal cell group in the gap region, comprising:
when the number of the psws in the longitudinal unit group in the gap area is an odd number, one psw is connected in series in each interval from the psw with the minimum vertical coordinate value to the psw with the maximum vertical coordinate value in the longitudinal unit group, the psw with the maximum vertical coordinate value is connected to the adjacent psw, and one psw is connected in series in each interval from the adjacent psw to the psw with the adjacent psw as the starting point until all the psws in the longitudinal unit group are connected in series to form a second psw closed-loop chain;
when the number of psws in the longitudinal unit group in the gap area is even, sequencing each psw in the longitudinal unit group according to the sequence from small to large in vertical direction coordinate value, wherein in the longitudinal unit group, one psw is connected in series at intervals until the psw with the largest vertical direction coordinate value in the longitudinal unit group is obtained by taking the psw arranged at the second position as a starting point, the psw with the largest vertical direction coordinate value is connected in the adjacent psw, and one psw is connected in series at intervals until all the psws in the longitudinal unit group are connected in series by taking the adjacent psw as a starting point, so that a second psw closed-loop chain is formed.
7. The method of constructing as claimed in claim 6, wherein said step of using said target psw as an access point to access said second psw closed loop chain to said first psw closed loop chain to form an on-chip power switch chain comprises:
inserting the second psw closed loop chain between the target psw and a next psw to the target psw; and the psw at the starting point position of the second psw closed-loop chain is connected with the target psw, and the psw at the ending point position of the second psw closed-loop chain is connected with the subsequent psw.
8. An apparatus for constructing an on-chip power switch chain, comprising:
the first acquisition module is used for acquiring coordinate position information of all the gating power supply units psw in the central area and the gap area of the target module in the system on chip; the gap area is an area between two adjacent macro module units in the target module, and the central area is an area except the gap area and the area where the macro module units are located in the target module;
the first connection module is used for connecting the psws in the central area according to the coordinate position information of each psw in the central area to form a first psw closed-loop chain;
the second acquisition module is used for acquiring coordinate position information of the gating power supply unit trigger signal of the target module;
the first access module is used for accessing the gating power supply unit trigger signal and the gating power supply unit response signal into the first psw closed-loop chain according to the coordinate position information of the gating power supply unit trigger signal;
the second connecting module is used for connecting the psw in the gap area to form a second psw closed-loop chain;
the determining module is used for determining the nearest target psw from the gap area in all the psws in the central area according to the coordinate position information of each psw in the central area and the coordinate position information of each psw in the gap area;
and the second access module is used for taking the target psw as an access point, and accessing the second psw closed-loop chain into the first psw closed-loop chain to form an on-chip power switch chain.
9. An on-chip power switch chain building apparatus comprising a memory, a processor and a computer program stored in the memory and executable on the processor, characterized in that the processor implements the steps of the on-chip power switch chain building method according to any one of claims 1 to 7 when the computer program is executed by the processor.
10. A computer-readable storage medium storing a computer program, characterized in that the computer program when executed by a processor implements the steps of the method of constructing an on-chip power switch chain as claimed in any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911081410.2A CN110795909B (en) | 2019-11-07 | 2019-11-07 | Method, device, equipment and storage medium for constructing on-chip power switch chain |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911081410.2A CN110795909B (en) | 2019-11-07 | 2019-11-07 | Method, device, equipment and storage medium for constructing on-chip power switch chain |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110795909A CN110795909A (en) | 2020-02-14 |
| CN110795909B true CN110795909B (en) | 2023-10-24 |
Family
ID=69443048
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911081410.2A Active CN110795909B (en) | 2019-11-07 | 2019-11-07 | Method, device, equipment and storage medium for constructing on-chip power switch chain |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110795909B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114492290B (en) * | 2022-04-06 | 2022-07-01 | 飞腾信息技术有限公司 | Power switch planning method, device, equipment and storage medium of chip |
| CN116776824B (en) * | 2023-08-22 | 2023-11-03 | 上海韬润半导体有限公司 | Automatic serial connection method and device for power switch |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109766631A (en) * | 2019-01-09 | 2019-05-17 | 郑州云海信息技术有限公司 | A kind of PCB signal wire information acquisition method and relevant apparatus |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2015069333A (en) * | 2013-09-27 | 2015-04-13 | 富士通セミコンダクター株式会社 | Design method and design program |
| KR102601216B1 (en) * | 2016-09-29 | 2023-11-10 | 삼성전자주식회사 | A design method of a semiconductor device |
-
2019
- 2019-11-07 CN CN201911081410.2A patent/CN110795909B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109766631A (en) * | 2019-01-09 | 2019-05-17 | 郑州云海信息技术有限公司 | A kind of PCB signal wire information acquisition method and relevant apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110795909A (en) | 2020-02-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110795909B (en) | Method, device, equipment and storage medium for constructing on-chip power switch chain | |
| US10816989B2 (en) | Methods and systems of distributing task areas for cleaning devices, and cleaning devices | |
| CN110796135B (en) | Target positioning method and device, computer equipment and computer storage medium | |
| CN103632001A (en) | Retention time sequence optimization method based on multiplexing of buffer unit | |
| CN116702694B (en) | Printed circuit board two-end wiring method, medium and device based on ant colony algorithm | |
| CN112003729B (en) | Heterogeneous cloud platform resource topology display method, system, terminal and storage medium | |
| CN111526213A (en) | Equipment control system based on block chain | |
| CN114880985A (en) | Parasitic capacitance extraction method and device based on Gaussian surface uniform sampling | |
| CN111027273A (en) | Layout automatic winding method, storage device and system based on pre-winding | |
| CN109195123B (en) | Fingerprint information updating method, device, storage medium and system in indoor positioning | |
| CN114648105A (en) | Slicing method, device, chip and storage medium of multi-output neural network | |
| CN108052778B (en) | Efficient double search method for adjacent particles for non-grid particle simulation technology | |
| CN110083532A (en) | Run-time error localization method and device under fusion mode based on deep learning frame | |
| CN115495921A (en) | Power electronic system simulation method based on loop current method decoupling | |
| CN110175414A (en) | Placing part method and tool in a kind of PCB design | |
| CN115415547B (en) | Electron beam scanning method, apparatus, device and medium | |
| KR102721320B1 (en) | Random walk method, apparatus and electronic device for extracting parasitic capacitance | |
| CN115496025B (en) | Automatic optimization layout method and equipment for programmable logic device | |
| CN114239115B (en) | Method, device, equipment and storage medium for roughly calculating intersecting components | |
| CN111862161B (en) | Target tracking processing method and device | |
| CN113163607B (en) | Microelectronic chip node processing method based on image recognition | |
| CN116797721A (en) | Point cloud octree forest construction method and system | |
| CN115422875A (en) | Method, device, terminal and medium for detecting centralized placement of schematic diagram devices | |
| CN115329715A (en) | Circuit integrated wiring method and circuit integrated system applying same | |
| CN115270692A (en) | Bus wiring method based on wiring area generation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: No.5 building, Xin'an venture Plaza, marine high tech Development Zone, Binhai New Area, Tianjin, 300450 Applicant after: Feiteng Information Technology Co.,Ltd. Address before: No.5 building, Xin'an venture Plaza, marine high tech Development Zone, Binhai New Area, Tianjin, 300450 Applicant before: TIANJIN FEITENG INFORMATION TECHNOLOGY Co.,Ltd. |
|
| CB02 | Change of applicant information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |