CN110728099B - Charge control memory capacitor simulator circuit - Google Patents
Charge control memory capacitor simulator circuit Download PDFInfo
- Publication number
- CN110728099B CN110728099B CN201910840294.1A CN201910840294A CN110728099B CN 110728099 B CN110728099 B CN 110728099B CN 201910840294 A CN201910840294 A CN 201910840294A CN 110728099 B CN110728099 B CN 110728099B
- Authority
- CN
- China
- Prior art keywords
- pin
- resistor
- operational amplifier
- multiplier
- charge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 52
- 238000005070 sampling Methods 0.000 claims abstract description 18
- 230000010354 integration Effects 0.000 claims description 3
- 238000011160 research Methods 0.000 abstract description 5
- 238000002474 experimental method Methods 0.000 abstract description 3
- 230000006870 function Effects 0.000 description 6
- 238000013461 design Methods 0.000 description 5
- 230000006872 improvement Effects 0.000 description 4
- 238000004088 simulation Methods 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 238000013528 artificial neural network Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 238000005291 chaos (dynamical) Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- SUBDBMMJDZJVOS-DEOSSOPVSA-N esomeprazole Chemical compound C([S@](=O)C1=NC2=CC=C(C=C2N1)OC)C1=NC=C(C)C(OC)=C1C SUBDBMMJDZJVOS-DEOSSOPVSA-N 0.000 description 1
- 230000013016 learning Effects 0.000 description 1
- 238000013178 mathematical model Methods 0.000 description 1
- 230000006386 memory function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000009154 spontaneous behavior Effects 0.000 description 1
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Networks Using Active Elements (AREA)
- Amplifiers (AREA)
Abstract
The invention discloses a charge control memcapacitor simulator circuit which comprises a capacitor network, a sampling charge circuit, an inverse integrator, an inverse proportioner and a multiplier, wherein the capacitor network is configured and used for converting an input signal in the circuit into a charge signal; the sampling charge circuit is configured and used for sampling a charge signal output by the capacitor network; configuring an inverse integrator for realizing integral operation of an input voltage signal, wherein the output and the input are in inverse phase; configuring an inverting proportioner for realizing that the output voltage and the input voltage are in proportional operation relation and are in inverting; the multiplier is configured to perform a multiplication operation of signals from the two input terminals. The invention provides a memcapacitor simulator circuit which is used for simulating voltage and charge characteristics of a memcapacitor and replacing an actual memcapacitor to carry out experiments, applications and researches.
Description
Technical Field
The invention belongs to the technical field of circuit design, relates to a charge control memory capacitor simulator circuit, and particularly relates to an analog circuit for realizing the relation between voltage and charge of a charge control memory capacitor.
Background
Chua proposed the concept of memristors in 1971. With the physical realization of memristors, ventra et al have further widened the range of memory elements, putting forward the concepts of two new types of memory elements: memcapacitor and memory inductor. The three memory elements are considered to have huge application prospects in nonvolatile storage, artificial neural networks, large-scale integrated circuits and chaos theory research due to unique properties of the three memory elements. The memcapacitor is influenced by the historical state of current or charge in the circuit, so the memcapacitor has the function of 'memory'. The memory container is used as a novel circuit element with a memory function, has the greatest advantage that information can be stored without providing a power supply, and can be applied to the fields of non-loss storage, learning, adaptation, spontaneous behavior simulation and the like. Therefore, relatively few researches on the memory capacitor are carried out at present, and the main reasons are that the actual physical device of the memory capacitor is not realized yet, the mathematical model and the circuit structure are not perfect enough, and the researches in the nonlinear field are few. Therefore, the functions and the characteristics of the memcapacitor can be realized by building an emulator circuit of the memcapacitor, and the memcapacitor is further researched. Therefore, the simulator circuit of the memcapacitor plays an important role in the development of the future memcapacitor.
Disclosure of Invention
Aiming at the fact that no actual commercial device exists in the current memory capacitor, the invention provides a charge control memory capacitor simulator circuit which is used for simulating the voltage and charge characteristics of the memory capacitor and replacing the actual memory capacitor to conduct experiments, application and research.
In order to solve the technical problems in the prior art, the technical scheme of the invention is as follows:
a charge-controlled memcapacitor emulator circuit is characterized by comprising a capacitance network, a sampling charge circuit, an inverse integrator, an inverse proportioner and a multiplier, wherein,
configuring a capacitor network for converting an input signal in a circuit into a charge signal;
configuring a sampling charge circuit for sampling a charge signal output by a capacitor network;
configuring an inverse integrator for realizing integral operation of an input voltage signal, wherein the output and the input are in inverse phase;
configuring an inverting proportioner for realizing that the output voltage and the input voltage are in proportional operation relation and are in inverting;
configuring a multiplier for realizing the multiplication operation of signals from two input ends;
the sampling charge circuit is realized by adopting a first operational amplifier U1;
the inverting integrator is realized by adopting a second operational amplifier U2;
the inverting proportioner is realized by adopting a third operational amplifier U3;
the multiplier is realized by a multiplier U4;
the charge control memcapacitor emulator circuit comprises a 1 st resistor R1, a 2 nd resistor R2, a 3 rd resistor R3, a 4 th resistor R4, a 5 th resistor R5, a 6 th resistor R6, a 7 th resistor R7, a 1 st capacitor C1, a 2 nd capacitor C2, a first operational amplifier U1, a second operational amplifier U2, a third operational amplifier U3 and a multiplier U4, wherein,
one end of a 1 st resistor R1 and one end of a 2 nd capacitor C2 are connected with an input signal Vc, the other end of the 1 st resistor R1 and one end of the 2 nd resistor R2 are connected with a 2 nd pin of an inverting input end of a first operational amplifier U1, the other end of the R2 is grounded, the other end of the 2 nd capacitor C2 and the other end of a 3 rd resistor R3 are connected with a W pin of a multiplier U4, the other end of the 3 rd resistor R3 and one end of the 4 th resistor R4 are connected with a 3 rd pin of a positive input end of the first operational amplifier U1, a 6 th pin of an output end of the first operational amplifier U1, the other end of the 4 th resistor R4 and the other end of a 5 th resistor R5 are connected with an X1 pin of the multiplier U4, a 4 th pin of the first operational amplifier U1 is connected with a power supply VEE, a 7 th pin is connected with a power supply VCC, and a 1 st pin and an 8 th pin are suspended;
the other end of the 5 th resistor R5 and one end of the 1 st capacitor C1 are connected with the 2 nd pin of the inverting input end of the second operational amplifier U2, the other end of the 1 st capacitor C1 and one end of the 6 th resistor R6 are connected with the 6 th pin of the output end of the second operational amplifier U2, the 3 rd pin of the positive input end of the second operational amplifier U2 is grounded, the 4 th pin is connected with the power supply VEE, the 7 th pin is connected with the power supply VCC, and the 1 st pin and the 8 th pin are suspended;
one end of a 7 th resistor R7 and the other end of a 6 th resistor R6 are connected with a 2 nd pin of an inverting input end of a third operational amplifier U3, the other end of the 7 th resistor R7 and a 6 th pin of an output end of the third operational amplifier U3 are connected with a Y1 pin of a multiplier U4, a 3 rd pin of a positive phase input end of the third operational amplifier U3 is grounded, a 4 th pin is connected with a power supply VEE, a 7 th pin is connected with the power supply VEE, and a 1 st pin and an 8 th pin are suspended;
the X2 pin and the Y2 pin of the multiplier U4 are grounded, VS + is connected with the power VCC, VS-is connected with the power VEE, the Z pin is grounded, the 6 th pin of the output end of the first operational amplifier U1, the other end of the 4 th resistor R4 and the other end of the 5 th resistor R5 are connected with the X1 pin of the multiplier U4, the other end of the 7 th resistor R7 and the 6 th pin of the output end of the third operational amplifier are connected with the Y1 pin of the multiplier U4, and the other end of the second capacitor C2 and the other end of the 3 rd resistor R3 are connected with the W pin of the multiplier U4.
As a further improvement, the first operational amplifier U1 employs a chip OP07CP.
As a further improvement, the second operational amplifier U2 uses a chip OP07CP.
As a further improvement, the third operational amplifier U3 uses a chip OP07CP.
As a further improvement, the multiplier U4 employs a chip AD633AN.
In the above technical solution, the charge control memcapacitor provided by the present invention is defined as:
in the formula (1), C is the capacitance of a memcapacitor, q c To pass the charge of the memcapacitor, x c Is an internal state variable for remembering the container.
The modeling of the patent is as follows:
in the formula (2), the circuit parameters of the memcapacitor model are shown, and the memcapacitor is charge-controlled according to the voltage and charge expression, so that the memcapacitor is called as a charge-controlled memcapacitor.
The memory capacitor is a special nonlinear element and is very easy to generate chaos when applied to a circuit. Because the physical memcapacitor does not serve as an actual element to the market, even after the memcapacitor is commercialized, the physical memcapacitor exists in the form of a large-scale integrated circuit, and a single separated nano-scale memcapacitor can not be utilized easily. Therefore, the equivalent analog circuit is used for replacing a real object memory capacitor, and the circuit design and application by using the equivalent analog circuit have wide and profound significance.
The invention simulates the voltage and charge relation of an actual memcapacitor through the combination of an operational amplifier, a capacitor, a resistor and some basic components of a multiplier. To verify the feasibility of the memristor provided by the invention, the voltage and charge characteristic curves of the hysteresis memristor are simulated by Multisim software. Firstly, sinusoidal signals v are added to two ends of a memory container in = sin (2 π f) V, then the frequency f of the sinusoidal signal is varied, and V is observed as a function of the frequency f c -q c And (5) a characteristic curve change rule. Recall v of the capacitor as a function of frequency f c -q c The characteristic curve is shown in FIG. 3, due to the obtained v c -q c The hysteresis loop is located in the first and third quadrants, so the proposed memcapacitor is also passive. Therefore, the hysteresis sidelobe area is monotonically increased along with the reduction of f, and the load control memcapacitor model provided by the invention meets the essential characteristics of a generalized memcapacitor.
Compared with the prior art, the invention has the following technical effects:
the invention designs an emulator circuit capable of realizing voltage and charge characteristics of a memory capacitor, the emulator circuit comprises 3 operational amplifiers and 1 multiplier, has a simple structure, can replace circuit design, experiments and application related to the memory capacitor, and has important significance for researching the characteristics and the application of the memory capacitor.
The invention relates to an analog circuit for realizing a memcapacitor, which realizes the voltage and charge characteristics of the memcapacitor by utilizing the analog circuit. The invention utilizes an integrated operation circuit to realize corresponding operation in the characteristics of a memory capacitor, wherein an inverting integrator is used for realizing integral operation on input voltage, an inverting proportioner is used for realizing that output voltage and input voltage are in proportional operation relation and are in inverting, and a multiplication circuit is used for realizing multiplication of input signals from two ends.
Drawings
FIG. 1 is a block diagram of a circuit structure of a charge-controlled memcapacitor emulator of the present invention.
FIG. 2 is a schematic diagram of a circuit of a charge-controlled memcapacitor simulator according to the present invention.
FIG. 3 with v input in After the AC voltage source of = sin (2 pi f) V, acquiring V of the charge-controlled memcapacitor by using Multisim software under different frequencies by changing the frequency f c -q c And (4) a hysteresis characteristic curve simulation graph. (a) f =1000Hz, (b) f =400Hz, and (c) f =100Hz.
Detailed Description
The preferred embodiments of the present invention will be described in detail below with reference to the accompanying drawings.
As shown in fig. 1-2, the charge-controlled memcapacitor emulator circuit of the present embodiment includes a capacitor network, a sampled charge circuit, an inverse integrator, an inverse scaler, and a multiplier, wherein,
configuring a capacitor network for converting an input signal in a circuit into a charge signal;
configuring a sampling charge circuit for sampling a charge signal output by a capacitor network;
configuring an inverting integrator for realizing the integration operation of the input voltage signal, and enabling the output and the input to be in an inverted phase;
configuring an inverting proportioner for realizing that the output voltage and the input voltage are in proportional operation relation and are in inverting;
configuring a multiplier for realizing the multiplication operation of signals from two input ends;
the sampling charge circuit is realized by adopting a first operational amplifier U1;
the inverting integrator is realized by adopting a second operational amplifier U2;
the inverting proportioner is realized by adopting a third operational amplifier U3;
the multiplier is realized by a multiplier U4;
the chips OP07CP are adopted by U1, U2 and U3, and the AD633AN is adopted by the multiplier U4. OP07CP and AD633AN are all existing chips.
Referring to fig. 2, the charge-controlled memcapacitor emulator circuit includes a 1 st resistor R1, a 2 nd resistor R2, a 3 rd resistor R3, a 4 th resistor R4, a 5 th resistor R5, a 6 th resistor R6, a 7 th resistor R7, a 1 st capacitor C1, a 2 nd capacitor C2, a first operational amplifier U1, a second operational amplifier U2, a third operational amplifier U3 and a multiplier U4, wherein,
one end of a 1 st resistor R1 and one end of a 2 nd capacitor C2 are connected with an input signal Vc, the other end of the 1 st resistor R1 and one end of the 2 nd resistor R2 are connected with a 2 nd pin of an inverting input end of a first operational amplifier U1, the other end of the R2 is grounded, the other end of the 2 nd capacitor C2 and the other end of a 3 rd resistor R3 are connected with a W pin of a multiplier U4, the other end of the 3 rd resistor R3 and one end of the 4 th resistor R4 are connected with a 3 rd pin of a positive phase input end of the first operational amplifier U1, a 6 th pin of an output end of the first operational amplifier U1, the other end of the 4 th resistor R4 and the other end of a 5 th resistor R5 are connected with a pin X1 of the multiplier U4, a 4 th pin of the first operational amplifier U1 is connected with a power supply VEE, a 7 th pin is connected with a power supply VCC, and the 1 st and 8 th pins are suspended;
the other end of the 5 th resistor R5 and one end of the 1 st capacitor C1 are connected with the 2 nd pin of the inverting input end of the second operational amplifier U2, the other end of the 1 st capacitor C1 and one end of the 6 th resistor R6 are connected with the 6 th pin of the output end of the second operational amplifier U2, the 3 rd pin of the positive input end of the second operational amplifier U2 is grounded, the 4 th pin is connected with the power supply VEE, the 7 th pin is connected with the power supply VCC, and the 1 st pin and the 8 th pin are suspended;
one end of a 7 th resistor R7 and the other end of a 6 th resistor R6 are connected with a 2 nd pin of an inverting input end of a third operational amplifier U3, the other end of the 7 th resistor R7 and a 6 th pin of an output end of the third operational amplifier U3 are connected with a Y1 pin of a multiplier U4, a 3 rd pin of a positive phase input end of the third operational amplifier U3 is grounded, a 4 th pin is connected with a power supply VEE, a 7 th pin is connected with the power supply VEE, and a 1 st pin and an 8 th pin are suspended;
the X2 pin and the Y2 pin of the multiplier U4 are grounded, VS + is connected with the power VCC, VS-is connected with the power VEE, the Z pin is grounded, the 6 th pin of the output end of the first operational amplifier U1, the other end of the 4 th resistor R4 and the other end of the 5 th resistor R5 are connected with the X1 pin of the multiplier U4, the other end of the 7 th resistor R7 and the 6 th pin of the output end of the third operational amplifier are connected with the Y1 pin of the multiplier U4, and the other end of the second capacitor C2 and the other end of the 3 rd resistor R3 are connected with the W pin of the multiplier U4.
In the above technical solution, one end of the capacitor C2 is connected to the connection input terminal, and the other end is connected to the W pin of the multiplier U4 and also connected to the resistor R3. Voltage across C2 is v c2 And the charge on C2 is q c2 And the sampling charge circuit U1 acts on the sampling charge, and the output of the 6 th pin of the sampling charge circuit U1 is as follows:
the inverse integrator U2 is used for realizing the integration of the input current and defining the inverse integrator U2Voltage of pin 6 is v U2 For recalling state variable x of container c Then, the following formula can be obtained:
v U2 ＝x c (4)
inverse phase proportioner U3 capable of realizing input voltage v U3 And v U2 Is the voltage v of the 6 th pin of U3 U3 Comprises the following steps:
a multiplier U4 with model number AD633AN for realizing the output signal of the sampling charge circuit U1 pin 6 of the inverse proportion device and realizing the output signal v of the inverse proportion device U3 U3 I.e. the voltage v at the W pin of the output of the multiplier U4 U4 Comprises the following steps:
then memory total v of the container c Comprises the following steps:
FIG. 3 shows a design of a charge control memcapacitor simulator circuit simulated by Multisim software c -q c A hysteresis characteristic simulation graph. When the input signal is added to two ends of a memory capacitor, a sine signal v is added in = sin (2 π f) V, then the frequency f of the sinusoidal signal is varied and V is observed as a function of the frequency f c -q c And (5) a characteristic curve change rule. Recall v of the capacitor as a function of frequency f c -q c The characteristic curve is shown in FIG. 3, due to the obtained v c -q c The hysteresis loops are located in the first and third quadrants, so the proposed memcapacitor is also passive. This shows hysteresisThe side lobe area monotonically increases along with the decrease of f, namely, the curve continuously contracts along with the increase of input frequency, so that the load control memcapacitor model provided by the invention meets the essential characteristics of the memcapacitor.
It should be appreciated by those skilled in the art that the above embodiments are only used for verifying the present invention, and are not meant to be limiting, and that the changes and modifications of the above embodiments are within the scope of the present invention.
Claims (5)
1. A charge-controlled memcapacitor simulator circuit is characterized by comprising a capacitance network, a sampling charge circuit, an inverse integrator, an inverse proportion device and a multiplier, wherein,
configuring a capacitor network for converting an input signal in a circuit into a charge signal;
the sampling charge circuit is configured and used for sampling a charge signal output by the capacitor network;
configuring an inverting integrator for realizing the integration operation of the input voltage signal, and enabling the output and the input to be in an inverted phase;
configuring an inverting proportioner for realizing that the output voltage and the input voltage are in proportional operation relation and are in inverting;
configuring a multiplier for realizing the multiplication operation of signals from two input ends;
the sampling charge circuit is realized by adopting a first operational amplifier U1;
the inverting integrator is realized by adopting a second operational amplifier U2;
the inverting proportioner is realized by adopting a third operational amplifier U3;
the multiplier is realized by a multiplier U4;
the charge control memcapacitor emulator circuit comprises a 1 st resistor R1, a 2 nd resistor R2, a 3 rd resistor R3, a 4 th resistor R4, a 5 th resistor R5, a 6 th resistor R6, a 7 th resistor R7, a 1 st capacitor C1, a 2 nd capacitor C2, a first operational amplifier U1, a second operational amplifier U2, a third operational amplifier U3 and a multiplier U4, wherein,
one end of a 1 st resistor R1 and one end of a 2 nd capacitor C2 are connected with an input signal Vc, the other end of the 1 st resistor R1 and one end of the 2 nd resistor R2 are connected with a 2 nd pin of an inverting input end of a first operational amplifier U1, the other end of the R2 is grounded, the other end of the 2 nd capacitor C2 and the other end of a 3 rd resistor R3 are connected with a W pin of a multiplier U4, the other end of the 3 rd resistor R3 and one end of the 4 th resistor R4 are connected with a 3 rd pin of a positive input end of the first operational amplifier U1, a 6 th pin of an output end of the first operational amplifier U1, the other end of the 4 th resistor R4 and the other end of a 5 th resistor R5 are connected with an X1 pin of the multiplier U4, a 4 th pin of the first operational amplifier U1 is connected with a power supply VEE, a 7 th pin is connected with a power supply VCC, and a 1 st pin and an 8 th pin are suspended;
the other end of the 5 th resistor R5 and one end of the 1 st capacitor C1 are connected with the 2 nd pin of the inverting input end of the second operational amplifier U2, the other end of the 1 st capacitor C1 and one end of the 6 th resistor R6 are connected with the 6 th pin of the output end of the second operational amplifier U2, the 3 rd pin of the positive input end of the second operational amplifier U2 is grounded, the 4 th pin is connected with the power supply VEE, the 7 th pin is connected with the power supply VCC, and the 1 st pin and the 8 th pin are suspended;
one end of a 7 th resistor R7 and the other end of a 6 th resistor R6 are connected with a 2 nd pin of an inverting input end of a third operational amplifier U3, the other end of the 7 th resistor R7 and a 6 th pin of an output end of the third operational amplifier U3 are connected with a Y1 pin of a multiplier U4, a 3 rd pin of a positive phase input end of the third operational amplifier U3 is grounded, a 4 th pin is connected with a power supply VEE, a 7 th pin is connected with the power supply VEE, and a 1 st pin and an 8 th pin are suspended;
the X2 pin and the Y2 pin of the multiplier U4 are grounded, VS + is connected with the power VCC, VS-is connected with the power VEE, the Z pin is grounded, the 6 th pin of the output end of the first operational amplifier U1, the other end of the 4 th resistor R4 and the other end of the 5 th resistor R5 are connected with the X1 pin of the multiplier U4, the other end of the 7 th resistor R7 and the 6 th pin of the output end of the third operational amplifier are connected with the Y1 pin of the multiplier U4, and the other end of the second capacitor C2 and the other end of the 3 rd resistor R3 are connected with the W pin of the multiplier U4.
2. The charge-controlled memcapacitor emulator circuit of claim 1, wherein the first operational amplifier U1 employs a chip OP07CP.
3. The charge-controlled memcapacitor emulator circuit of claim 1, wherein the second operational amplifier U2 employs a chip OP07CP.
4. The charge-controlled memcapacitor emulator circuit of claim 1, wherein the third operational amplifier U3 is implemented as a chip OP07CP.
5. The charge-controlled memcapacitor emulator circuit of claim 1, wherein the multiplier U4 employs a chip AD633AN.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910840294.1A CN110728099B (en) | 2019-09-06 | 2019-09-06 | Charge control memory capacitor simulator circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910840294.1A CN110728099B (en) | 2019-09-06 | 2019-09-06 | Charge control memory capacitor simulator circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110728099A CN110728099A (en) | 2020-01-24 |
| CN110728099B true CN110728099B (en) | 2023-04-07 |
Family
ID=69217919
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910840294.1A Active CN110728099B (en) | 2019-09-06 | 2019-09-06 | Charge control memory capacitor simulator circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110728099B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111327286B (en) * | 2020-03-05 | 2023-06-27 | 杭州电子科技大学 | Mechanical load control memristor based on hardware integral control |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015123802A1 (en) * | 2014-02-22 | 2015-08-27 | 梅增霞 | Classical lorenz-type chaotic system switching method and circuit with differentfractional orders |
| CN107451380A (en) * | 2017-09-08 | 2017-12-08 | 杭州电子科技大学 | Realize that the circuit of container emulator is recalled in exponential type lotus control |
| CN108736860A (en) * | 2018-05-24 | 2018-11-02 | 杭州电子科技大学 | Container equivalent-circuit model is recalled in a kind of lotus control |
-
2019
- 2019-09-06 CN CN201910840294.1A patent/CN110728099B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015123802A1 (en) * | 2014-02-22 | 2015-08-27 | 梅增霞 | Classical lorenz-type chaotic system switching method and circuit with differentfractional orders |
| CN107451380A (en) * | 2017-09-08 | 2017-12-08 | 杭州电子科技大学 | Realize that the circuit of container emulator is recalled in exponential type lotus control |
| CN108736860A (en) * | 2018-05-24 | 2018-11-02 | 杭州电子科技大学 | Container equivalent-circuit model is recalled in a kind of lotus control |
Non-Patent Citations (1)
| Title |
|---|
| 袁方 ; 王光义 ; 靳培培 ; .一种忆感器模型及其振荡器的动力学特性研究.物理学报.2015,(第21期),全文. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110728099A (en) | 2020-01-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107169253B (en) | Logarithmic memcapacitor equivalent analog circuit | |
| CN109829194B (en) | Absolute value magnetic control memristor equivalent simulation circuit | |
| Liang et al. | A practical implementation of a floating memristor-less meminductor emulator | |
| CN107451380B (en) | Circuit for realizing exponential type charge control memory capacitor simulator | |
| CN108846165B (en) | Four-order local active memristor circuit model | |
| CN110245421B (en) | Log absolute value local active memristor circuit model | |
| CN103294872A (en) | Memristor equivalent circuit and construction method thereof | |
| CN105375914B (en) | It is a kind of to realize the analog circuit for recalling sensor characteristic | |
| Sah et al. | A mutator-based meminductor emulator circuit | |
| CN103326704A (en) | Magnetic control memristor equivalent circuit | |
| CN111079365B (en) | Simulator of arc tangent trigonometric function memristor | |
| Hezayyin et al. | A generalized family of memristor‐based voltage controlled relaxation oscillator | |
| CN110728099B (en) | Charge control memory capacitor simulator circuit | |
| CN110598371A (en) | Three-value local active memristor simulator | |
| CN108718190B (en) | Exponential type local active memristor simulator | |
| CN110222451B (en) | Third-order absolute value local active memristor circuit model | |
| CN110147597B (en) | Multi-stable-state magnetic control memristor equivalent simulation circuit | |
| CN105373679A (en) | Analog circuit for realizing capacitance characteristic of capacitor with memory function | |
| CN110222425B (en) | Equivalent analog circuit with twin local active domain cubic polynomial magnetic control memristor | |
| CN109766643B (en) | Circuit model of three-value memristor | |
| CN100486154C (en) | Fourth-order network multi ring surface chaos circuit and its use method | |
| CN110175384B (en) | Secondary smooth flow control memristor simulation circuit | |
| Wang et al. | Mathematic modeling and circuit implementation on multi-valued memristor | |
| CN109670221A (en) | A kind of cubic non-linearity magnetic control memristor circuit being made of fractional order capacitor | |
| CN110198164B (en) | Absolute value flow control memristor simulation circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20231129 Address after: 272000 north of Hongxiang road and east of Jiamei Road, Jining Economic Development Zone, Jining City, Shandong Province Patentee after: SHANDONG LUNENG GUANGDA ELECTRIC POWER EQUIPMENT Co.,Ltd. Address before: 579 qianwangang Road, Huangdao District, Qingdao City, Shandong Province Patentee before: SHANDONG University OF SCIENCE AND TECHNOLOGY |
|
| TR01 | Transfer of patent right |