CN110634730B - Method for reworking gate oxide interruption after groove Schottky polysilicon deposition - Google Patents

Method for reworking gate oxide interruption after groove Schottky polysilicon deposition Download PDF

Info

Publication number
CN110634730B
CN110634730B CN201910923286.3A CN201910923286A CN110634730B CN 110634730 B CN110634730 B CN 110634730B CN 201910923286 A CN201910923286 A CN 201910923286A CN 110634730 B CN110634730 B CN 110634730B
Authority
CN
China
Prior art keywords
gate oxide
poly
reworking
interruption
product
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910923286.3A
Other languages
Chinese (zh)
Other versions
CN110634730A (en
Inventor
杨正铭
赵晓非
陆益
邹威
王毅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sihong Red Core Semiconductor Co ltd
Original Assignee
Yangzhou Yangjie Electronic Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yangzhou Yangjie Electronic Co Ltd filed Critical Yangzhou Yangjie Electronic Co Ltd
Priority to CN201910923286.3A priority Critical patent/CN110634730B/en
Publication of CN110634730A publication Critical patent/CN110634730A/en
Application granted granted Critical
Publication of CN110634730B publication Critical patent/CN110634730B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/0206Cleaning during device manufacture during, before or after processing of insulating layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02079Cleaning for reclaiming
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Weting (AREA)

Abstract

A gate oxide interruption rework method after groove Schottky polysilicon deposition. Relates to the technical field of manufacturing of discrete devices in the semiconductor manufacturing technology, in particular to a gate oxide interruption reworking method after groove Schottky polycrystalline silicon is deposited. The gate oxide interruption reworking method after the groove Schottky polycrystalline silicon is deposited is provided, the influence on the gate oxide is small, and a good Poly reworking effect can be achieved. The invention measures the thickness T of the Poly layer of the product to be reworked in advance1And the corresponding time t required for etching1=T1And/5000, effectively removing the Poly layer by using silicon etching solution (HNO 3+ HF + HAc + H2O) + nitric acid (HNO 3), and effectively removing the Poly by using mixed solution with a certain mass ratio, and simultaneously reducing the influence on the gate oxide layer, thereby achieving a good Poly reworking effect. The method has the characteristics of less influence on the gate oxide, good Poly reworking effect and the like.

Description

Method for reworking gate oxide interruption after groove Schottky polysilicon deposition
Technical Field
The invention relates to the technical field of discrete device manufacturing in the semiconductor manufacturing technology, in particular to a gate oxide interruption reworking method after groove Schottky polycrystalline silicon is deposited.
Background
In the manufacturing process of the trench schottky product, the gate oxide deposition and the Poly deposition are time-consuming and important processes, and when the process is interrupted due to other abnormal reasons in the manufacturing process, the gate oxide is seriously damaged when the common oxidant is used for removing the Poly, so the product can only be discarded and cannot be reworked.
Disclosure of Invention
Aiming at the problems, the invention provides a gate oxide interruption reworking method after groove Schottky polycrystalline silicon deposition, which has less influence on gate oxide and can achieve good Poly reworking effect.
The technical scheme of the invention is as follows: a gate oxide interruption rework method after groove Schottky polysilicon deposition comprises the following steps:
1) testing the thickness T1 of the polysilicon layer of the product to be reworked by using measuring equipment;
2) calculating the corresponding time T1= T1/5000 needing to be corroded according to the corrosion speed of the corrosion liquid;
3) putting the product to be reworked into an acid tank containing the mixed solution, taking out the product after t1 time of reaction, and cleaning the residual acid solution on the surface;
4) measuring the residual Poly thickness T2 on the surface of the product cleaned in the step 3);
5) adding rot according to the residual thickness T2, wherein the rot adding time is T2= T2/5000;
6) and 5) after the Poly layer is corroded, removing residual gate oxide according to the thickness measured by the gate oxide layer by using BOE corrosive liquid.
The mixed solution in the step 3) is 68 percent of HNO349% HF, 98% HAc and H2And (3) mixed solution of O.
68% HNO349% HF, 98% HAc and H2The volume ratio of O is 8:1:2:1
The BOE corrosive liquid in the step 6) comprises 49% of HF aqueous solution and 40% of NH4F, water solution.
The 49% HF aqueous solution and 40% NH4The volume ratio of the F aqueous solution is 1: 20.
the invention measures the thickness T of the Poly layer of the product to be reworked in advance1 And the corresponding time t required for etching1=T1/5000, using silicon etching solution (HNO)3+ HF + HAc + H2O) + nitric acid (HNO3) Carry out the Poly layer and carry out effectual getting rid of, after effectively getting rid of the Poly through the mixed solution of certain mass ratio, reduce simultaneously and influence the gate oxide layer to reach good Poly reworking effect. The method has the characteristics of less influence on the gate oxide, good Poly reworking effect and the like.
Drawings
Figure 1 is a schematic diagram of the structure of a completed gate oxide deposition product,
FIG. 2 is a schematic view of a completed Poly deposition layer,
in the figure, 1 is a gate oxide deposition layer, and 2 is a Poly layer.
Detailed Description
The invention is shown in fig. 1-2, the object of the invention: using a silicon etching liquid (HNO)3+HF+HAc+H2O) + nitric acid (HNO)3) And removing the Poly layer 2 at a corrosion speed of about 5000A/min and an Oxide corrosion speed of about 100A/min, wherein the mixed solution can effectively remove the Poly layer, has small influence on the gate Oxide deposition layer 1 and can achieve a good Poly rework effect.
A gate oxide interruption rework method after groove Schottky polysilicon deposition comprises the following steps:
1) and testing the thickness T of the layer of the polysilicon (Poly in the case) of the product to be reworked by using the measuring equipment1
2) Calculating the corresponding time t required to be corroded according to the corrosion speed of the corrosion liquid1=T1/5000 (unit: min);
3) putting the product to be reworked into an acid tank containing the mixed solution, and reacting t1After the time, taking out the product, and cleaning the residual acid liquor on the surface; washing with pure water to remove residual acid solution
4) Measuring the residual Poly thickness T2 on the surface of the product cleaned in the step 3);
5) adding rot according to the residual thickness T2, wherein the rot adding time is T2= T2/5000; the corrosion adding process is to put the cleaned product into the acid solution tank again for treatment;
6) and 5) after the Poly layer is corroded, removing residual gate oxide by using BOE corrosive liquid according to the thickness measured by the actual gate oxide layer. Chemical equation of reaction: SiO 22+6HF=H2SiF6+2H2O
The mixed solution in the step 3) is 68 percent of HNO349% HF, 98% HAc and H2And (3) mixed solution of O.
68% HNO349% HF, 98% HAc and H2The volume ratio of O is 8:1:2:1
The BOE corrosive liquid in the step 6) comprises 49% of HF aqueous solution and 40% of NH4F, water solution.
The BOE corrosive liquid is as follows: buffered oxide etchantConductor commoditizing agent, here 49% aqueous HF: 40% NH4Aqueous F = 1: 20 (volume ratio);
the 49% HF aqueous solution and 40% NH4The volume ratio of the F aqueous solution is 1: 20.
the reaction equation is as follows: 1. 3Si +18HF +4HNO3=3H2SiF6+4NO↑+8H2O
2、SiO2+6HF=H2SiF6+2H2O
The disclosure of the present application also includes the following points:
(1) the drawings of the embodiments disclosed herein only relate to the structures related to the embodiments disclosed herein, and other structures can refer to general designs;
(2) in case of conflict, the embodiments and features of the embodiments disclosed in this application can be combined with each other to arrive at new embodiments;
the above embodiments are only embodiments disclosed in the present disclosure, but the scope of the disclosure is not limited thereto, and the scope of the disclosure should be determined by the scope of the claims.

Claims (5)

1. A gate oxide interruption rework method after groove Schottky polysilicon deposition is characterized by comprising the following steps:
1) testing the thickness T1 of the polysilicon layer of the product to be reworked by using measuring equipment;
2) calculating the corresponding time T1= T1/5000 needing to be corroded according to the corrosion speed of the corrosion liquid;
3) putting the product to be reworked into an acid tank containing the mixed solution, taking out the product after t1 time of reaction, and cleaning the residual acid solution on the surface;
4) measuring the residual Poly thickness T2 on the surface of the product cleaned in the step 3);
5) adding rot according to the residual thickness T2, wherein the rot adding time is T2= T2/5000;
6) and 5) after the Poly layer is corroded, removing residual gate oxide according to the thickness measured by the gate oxide layer by using BOE corrosive liquid.
2. The method of claim 1, wherein the mixed solution in step 3) is 68% HNO349% HF, 98% HAc and H2And (3) mixed solution of O.
3. The method of claim 2, wherein the rework is 68% HNO after deposition of Schottky polysilicon349% HF, 98% HAc and H2The volume ratio of O is 8:1:2: 1.
4. The method as claimed in claim 2, wherein said BOE etchant in step 6) comprises 49% HF solution and 40% NH4F, water solution.
5. The method of claim 4, wherein the 49% HF aqueous solution and 40% NH comprises4The volume ratio of the F aqueous solution is 1: 20.
CN201910923286.3A 2019-09-27 2019-09-27 Method for reworking gate oxide interruption after groove Schottky polysilicon deposition Active CN110634730B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910923286.3A CN110634730B (en) 2019-09-27 2019-09-27 Method for reworking gate oxide interruption after groove Schottky polysilicon deposition

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910923286.3A CN110634730B (en) 2019-09-27 2019-09-27 Method for reworking gate oxide interruption after groove Schottky polysilicon deposition

Publications (2)

Publication Number Publication Date
CN110634730A CN110634730A (en) 2019-12-31
CN110634730B true CN110634730B (en) 2021-08-13

Family

ID=68973051

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910923286.3A Active CN110634730B (en) 2019-09-27 2019-09-27 Method for reworking gate oxide interruption after groove Schottky polysilicon deposition

Country Status (1)

Country Link
CN (1) CN110634730B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6017824A (en) * 1998-11-16 2000-01-25 Taiwan Semiconductor Manufacturing Company Passivation etching procedure, using a polysilicon stop layer, for repairing embedded DRAM cells
KR20020066261A (en) * 2001-02-09 2002-08-14 주식회사 하이닉스반도체 Method for forming the repair fuse box in semiconductors
CN1892996A (en) * 2005-07-05 2007-01-10 中华映管股份有限公司 Method for making film transistor and method for repairing and mending defet of polycrystal silicon film layer
CN102446732A (en) * 2011-11-29 2012-05-09 上海华力微电子有限公司 Grid reworking process capable of improving stability of multi-time exposure

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100299755B1 (en) * 1998-06-10 2001-10-19 박종섭 Semiconductor with repairing fuse and manufacturing method thereof
US6855593B2 (en) * 2002-07-11 2005-02-15 International Rectifier Corporation Trench Schottky barrier diode
US6756291B1 (en) * 2003-01-24 2004-06-29 Taiwan Semiconductor Manufacturing Co., Ltd Method for hardening gate oxides using gate etch process
US7785906B2 (en) * 2007-12-12 2010-08-31 Texas Instruments Incorporated Method to detect poly residues in LOCOS process
KR101351404B1 (en) * 2008-05-28 2014-01-14 엘지디스플레이 주식회사 Method for reparing liquid crystal display device
CN101667542A (en) * 2008-09-02 2010-03-10 中芯国际集成电路制造(上海)有限公司 Method for repairing and etching polysilicon
TWI426565B (en) * 2009-10-15 2014-02-11 Au Optronics Corp Display panel and rework method of gate insulating layer of thin film transistor
CN101692422B (en) * 2009-10-27 2012-05-23 友达光电股份有限公司 Display panel and reworking method of gate insulation layer of thin film transistor
CN102263021B (en) * 2010-05-28 2013-06-19 中芯国际集成电路制造(上海)有限公司 Method for preparing low voltage gate oxide
CN104516133B (en) * 2015-01-27 2017-12-29 深圳市华星光电技术有限公司 The method for repairing disconnected lines of array base palte and the array base palte
CN107910260A (en) * 2017-11-14 2018-04-13 扬州扬杰电子科技股份有限公司 A kind of polysilicon returns carving method
CN108735589A (en) * 2018-05-25 2018-11-02 武汉新芯集成电路制造有限公司 A kind of restorative procedure of polysilicon surface

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6017824A (en) * 1998-11-16 2000-01-25 Taiwan Semiconductor Manufacturing Company Passivation etching procedure, using a polysilicon stop layer, for repairing embedded DRAM cells
KR20020066261A (en) * 2001-02-09 2002-08-14 주식회사 하이닉스반도체 Method for forming the repair fuse box in semiconductors
CN1892996A (en) * 2005-07-05 2007-01-10 中华映管股份有限公司 Method for making film transistor and method for repairing and mending defet of polycrystal silicon film layer
CN102446732A (en) * 2011-11-29 2012-05-09 上海华力微电子有限公司 Grid reworking process capable of improving stability of multi-time exposure

Also Published As

Publication number Publication date
CN110634730A (en) 2019-12-31

Similar Documents

Publication Publication Date Title
US9117759B2 (en) Methods of forming bulb-shaped trenches in silicon
CN104393118B (en) The crystal silicon solar batteries Wet chemical processing method that making herbs into wool is carried out with cleaning substep
MX2018014328A (en) Method for preparing textured structure of crystalline silicon solar cell.
CN104752551A (en) Cleaning method of solar silicon wafer
CN101587922A (en) Etching method of solar battery silicon chip edges and reverse diffusion layer
CN102339749B (en) Metal aluminum bonding pad etching method
CN101399196B (en) Coarsening processing method for backing side of wafer
CN114192489B (en) Cleaning method of LPCVD quartz boat
CN107516693A (en) A kind of processing method of crystal silicon solar batteries polished silicon wafer
CN110634730B (en) Method for reworking gate oxide interruption after groove Schottky polysilicon deposition
CN103646869B (en) The cleaning method of wafer
CN108172499B (en) Process method for re-corroding super back seal product
CN101252083B (en) Method for cleaning polycrystalline silicon gate surface
US7985297B2 (en) Method of cleaning a quartz part
US20130029495A1 (en) Removal of silicon nitrides during manufacturing of semiconductor devices
CN103000520A (en) Method for etching sidewall layer of MOS (metal oxide semiconductor) surface gate
US9023724B2 (en) Method of manufacturing semiconductor memory device
CN208706655U (en) A kind of controlled silicon chip of punch-through
US6849153B2 (en) Removal of post-rie polymer on A1/CU metal line
CN102102207A (en) Method for cleaning silicon chip before polycrystal etching
CN105551940A (en) Method of removing photoetching anti-reflective layer containing particle defects
CN103972074A (en) Method of removing mask layer from back of wafer
US11087982B2 (en) Method and system for fabricating a semiconductor device
CN113871297A (en) Polysilicon stripping method without damaging gate oxide
CN103964371B (en) The caustic solution of the passivation layer of silicon wafer

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20221027

Address after: 410221 2301, Lugu Yuyuan entrepreneurial building, No. 27 Wenxuan Road, Changsha high tech Development Zone, Changsha, Hunan Province

Patentee after: Hunan Chuwei Semiconductor Technology Co.,Ltd.

Address before: 225008 phase III of Jiangyang Pioneer Park, pingshantang North Road, Hanjiang District, Yangzhou City, Jiangsu Province

Patentee before: YANGZHOU YANGJIE ELECTRONIC TECHNOLOGY Co.,Ltd.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20230511

Address after: 223900 Electronic Information Industry Park East Area 12 #, Sihong Economic Development Zone, Suqian City, Jiangsu Province

Patentee after: Sihong red core semiconductor Co.,Ltd.

Address before: 410221 2301, Lugu Yuyuan entrepreneurial building, No. 27 Wenxuan Road, Changsha high tech Development Zone, Changsha, Hunan Province

Patentee before: Hunan Chuwei Semiconductor Technology Co.,Ltd.