CN110545100A - Low-power-consumption traveling wave frequency division circuit - Google Patents
Low-power-consumption traveling wave frequency division circuit Download PDFInfo
- Publication number
- CN110545100A CN110545100A CN201910932882.8A CN201910932882A CN110545100A CN 110545100 A CN110545100 A CN 110545100A CN 201910932882 A CN201910932882 A CN 201910932882A CN 110545100 A CN110545100 A CN 110545100A
- Authority
- CN
- China
- Prior art keywords
- trigger
- frequency division
- clock
- gate
- traveling wave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/02—Input circuits
- H03K21/026—Input circuits comprising logic circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/08—Output circuits
- H03K21/10—Output circuits comprising logic circuits
Abstract
A low-power consumption traveling wave frequency division circuit comprises a plurality of triggers, wherein the D end of each trigger is connected with the output end of the trigger, and the reset end of each trigger is connected in parallel with an external frequency division signal through a wire; the clock end of the first trigger is connected with an external clock source; it is characterized in that: the circuit also comprises a plurality of AND gates, each AND gate is connected with one bit in the external frequency division clock selection signal, the first input end of each AND gate is connected with the output end Q of each trigger, and the output end of each AND gate is connected with the clock end of the trigger behind the AND gate.
Description
Technical Field
The invention relates to a circuit structure, in particular to a low-power-consumption traveling wave frequency division circuit.
Background
The frequency division circuit is used in an integrated circuit in a large number to generate clock signals of various frequencies to drive the operation of the integrated circuit. Clock signals of different frequencies are used for different internal modules of the integrated circuit and are distributed according to requirements. Typical clock frequency division circuits mainly include a traveling wave frequency divider, a synchronous integer frequency divider, a fractional frequency divider, and the like. Travelling wave dividers are the most commonly used dividers.
As shown in fig. 1-2, a conventional traveling-wave frequency divider is formed by cascading a plurality of D flip-flops, where a D flip-flop inputs a signal on a D pin when a clock rises, so that Q is equal to D, and the operating principle of the structure is as follows: for Q0, (non-Q0) ═ D, so until the first clock rising edge arrives, (non-Q0) ═ 1, Q0 ═ 0, the input signal of D ═ 1, at the time of the clock rising edge, Q ═ D ═ 1, and this output is maintained, so that (non-Q0) ═ 0 ═ D, and so on at the next clock cycle, Q0 ═ D ═ 0, and then the signal of Q0 is inverted at the rising edge as a new clock cycle, and the frequency division is performed on the premise that the input signal of each D is 1.
However, the conventional traveling wave frequency divider (taking 4D flip-flops as an example) has the following problems: after the frequency divider is started, the whole circuit can always run, and if the circuit selects q (0) as a module clock, the 2 nd to 4 th D flip-flops do idle work and waste power consumption.
As another example, in the prior art, a LOCK detection circuit with programmable LOCK precision and LOCK frequency is disclosed in chinese patent application (application No. CN201110083516.3, publication No. CN102291130A), which divides a reference clock by M, divides an output clock by N, enables a counter with a count coefficient related to M, N in a half period T1 of the divided signal of the reference clock by M, counts the divided signal of the VCO output clock by Cnt for a count time T2, and then compares T1 and T2 by a determination module after a delay of X VCO clocks, determines whether the VCO output clock and the reference clock satisfy a predetermined relationship within a certain error range, and outputs a LOCK status flag LOCK, the LOCK detection circuit disclosed in the present invention provides programmable parameters M, N, Cnt and X, and the adjustment of the LOCK precision and the LOCK frequency of the LOCK detection circuit can be achieved by changing these parameters, however, the invention can not solve the problem of power consumption, each stage needs to work, and the final frequency division multiple can be controlled by CM [ K:0] because the alternative selector is arranged between the Q of the previous stage and the clock signal of the next stage.
Disclosure of Invention
In order to solve the problems in the prior art, the invention discloses a low-power-consumption traveling wave frequency division circuit, which adopts the following technical scheme:
A low-power consumption traveling wave frequency division circuit comprises a plurality of triggers, wherein the D end of each trigger is connected with the output end of the trigger, and the reset end of each trigger is connected in parallel with an external frequency division signal through a wire; the clock end of the first trigger is connected with an external clock source; it is characterized in that: the second input end of each AND gate is connected with an external frequency division clock selection signal after being connected in parallel, the first input end of each AND gate is connected with the output end Q of each trigger, and the output end of each AND gate is connected with the clock end of the trigger behind the AND gate.
Preferably: the number of the triggers is four, and the number of the AND gates is three.
Has the advantages that:
Compared with the existing traveling wave frequency division circuit, the power consumption is saved.
Drawings
Fig. 1 is a schematic diagram of a traveling wave frequency division circuit in the prior art.
Fig. 2 is a waveform diagram of a frequency dividing circuit after the reset of a traveling wave frequency dividing circuit in the prior art is finished.
Fig. 3 is a schematic diagram of the low-power-consumption traveling wave frequency division circuit according to the present invention.
Fig. 4 is a waveform diagram of the frequency dividing circuit after the reset of the low-power-consumption traveling wave frequency dividing circuit is finished.
Wherein the waveform diagram of FIG. 4(a) is the waveform diagram of DIVCLKSEL [2:0] three bits full 0; (b) a waveform diagram when DIVCLKSEL [2] is equal to 0, DIVCLKSEL [1] is equal to 0, and DIVCLKSEL [0] is equal to 1; (c) a waveform diagram when DIVCLKSEL [2] is equal to 0, DIVCLKSEL [1] is equal to 1, and DIVCLKSEL [0] is equal to 1; (d) the waveform diagram is DIVCLKSEL [2] equals 1, DIVCLKSEL [1] equals 1, and DIVCLKSEL [0] equals 1.
Detailed Description
A low-power consumption traveling wave frequency division circuit comprises a plurality of triggers, wherein the D end of each trigger is connected with the output end of the trigger, and the reset end of each trigger is connected in parallel with an external frequency division signal through a wire; the clock end of the first trigger is connected with an external clock source; it is characterized in that: the second input end of each AND gate is connected with one bit in the external frequency division clock selection signal, the first input end of each AND gate is connected with the output end Q of each trigger, and the output end of each AND gate is connected with the clock end of the trigger behind the AND gate. The number of the triggers is four, and the number of the AND gates is three.
The improved operation principle is as follows, please refer to fig. 3-4.
The clock input of a D trigger CLK in the gated travelling wave frequency division circuit is introduced with DIVCLKSEL [2:0] frequency division clock selection signals, if DIVCLKSEL [0] selects q (0), the subsequent clock of the AND gate is gated by DIVCLKSEL, and the D trigger does not have clock input, and does not make useless inversion, thereby achieving the purpose of saving power.
The present invention is not limited to the above embodiments, and any modification, equivalent replacement, or improvement made within the scope of the present invention shall be included in the protection scope of the present invention, such as increasing the number of stages of the divider and correspondingly providing more and gates and external division clock selection signals.
Claims (2)
1. A low-power consumption traveling wave frequency division circuit comprises a plurality of triggers, wherein the D end of each trigger is connected with the output end of the trigger, and the reset end of each trigger is connected in parallel with an external frequency division signal through a wire; the clock end of the first trigger is connected with an external clock source; it is characterized in that: the second input end of each AND gate is connected with one bit in the external frequency division clock selection signal, the first input end of each AND gate is connected with the output end Q of each trigger, and the output end of each AND gate is connected with the clock end of the trigger behind the AND gate.
2. The low-power consumption traveling wave frequency dividing circuit according to claim 1, characterized in that: the number of the triggers is four, and the number of the AND gates is three.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910932882.8A CN110545100A (en) | 2019-09-29 | 2019-09-29 | Low-power-consumption traveling wave frequency division circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910932882.8A CN110545100A (en) | 2019-09-29 | 2019-09-29 | Low-power-consumption traveling wave frequency division circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110545100A true CN110545100A (en) | 2019-12-06 |
Family
ID=68715036
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910932882.8A Pending CN110545100A (en) | 2019-09-29 | 2019-09-29 | Low-power-consumption traveling wave frequency division circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110545100A (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1235408A (en) * | 1998-03-19 | 1999-11-17 | 日本电气株式会社 | Frequency divider |
| TW200513029A (en) * | 2003-09-23 | 2005-04-01 | Ali Corp | High frequency multi-selection prescaler |
| CN101800536A (en) * | 2009-02-11 | 2010-08-11 | 中国科学院电子学研究所 | Pulse stretcher for improving stability of pulse swallow frequency divider and method |
| CN106559073A (en) * | 2016-11-25 | 2017-04-05 | 上海华力微电子有限公司 | A kind of low-power consumption output frequency divider for being applied to PLL |
| US9900012B2 (en) * | 2015-04-16 | 2018-02-20 | Bae Systems Information And Electronic Systems Integration Inc. | Multi-modulus divider with power-of-2 boundary condition support |
-
2019
- 2019-09-29 CN CN201910932882.8A patent/CN110545100A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1235408A (en) * | 1998-03-19 | 1999-11-17 | 日本电气株式会社 | Frequency divider |
| TW200513029A (en) * | 2003-09-23 | 2005-04-01 | Ali Corp | High frequency multi-selection prescaler |
| CN101800536A (en) * | 2009-02-11 | 2010-08-11 | 中国科学院电子学研究所 | Pulse stretcher for improving stability of pulse swallow frequency divider and method |
| US9900012B2 (en) * | 2015-04-16 | 2018-02-20 | Bae Systems Information And Electronic Systems Integration Inc. | Multi-modulus divider with power-of-2 boundary condition support |
| CN106559073A (en) * | 2016-11-25 | 2017-04-05 | 上海华力微电子有限公司 | A kind of low-power consumption output frequency divider for being applied to PLL |
Non-Patent Citations (2)
| Title |
|---|
| Y. KADO 等: "3.2GHz, 0-2pn-1 GATE CMOS 1/8 DYNAMIC FREQUENCY DIVIDER", 《ELECTRONICS LETTERS》 * |
| 于云丰 等: "基于新型双模分频器的低功耗多模分频器", 《微电子学》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20080258781A1 (en) | Multi-Bit Programmable Frequency Divider | |
| CN101378258B (en) | Modularization frequency division unit and frequency divider | |
| CN101399540B (en) | High speed wide range multi-mode programmable frequency divider with 50% duty ratio | |
| US8558589B2 (en) | Fully digital method for generating sub clock division and clock waves | |
| US8406371B1 (en) | Programmable divider circuitry for improved duty cycle consistency and related systems and methods | |
| CN1276585C (en) | High-speed programmable frequency-divider with synchronous reload | |
| US10177773B2 (en) | Programmable clock divider | |
| US8867694B1 (en) | Modular gray code counter | |
| US20100308874A1 (en) | Clock switch circuit and clock switch method of the same | |
| CN103297037A (en) | Multi-mode frequency divider based on modularization | |
| CN202444477U (en) | High-speed and low-power true single-phase clock 2/3 dual-modulus prescaler | |
| EP3350928B1 (en) | High-speed programmable clock divider | |
| CN102035538B (en) | High-speed programmable frequency divider | |
| CN105187052B (en) | A kind of programmable decimal frequency dividing circuit | |
| CN110545100A (en) | Low-power-consumption traveling wave frequency division circuit | |
| CN108777575B (en) | Frequency divider | |
| US7049864B2 (en) | Apparatus and method for high frequency state machine divider with low power consumption | |
| CN111490776B (en) | Synchronous frequency divider with adjustable duty ratio based on counter | |
| Geng et al. | A Novel Design of a 47GHz Programmable Frequency Divider based on RLTSPC logic in 65nm CMOS | |
| CN108880532B (en) | Integer and semi-integer frequency divider based on characteristic state feedback | |
| US11923849B1 (en) | Frequency divider for non-overlapping clock signals | |
| US5987089A (en) | Programmable divider with controlled duty cycle | |
| CN214480550U (en) | Low-power-consumption integer frequency divider with wide frequency dividing ratio | |
| CN112290939A (en) | Frequency division clock generating circuit and frequency division method thereof | |
| CN216699984U (en) | Synchronous and asynchronous hybrid counter and semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191206 |