CN110515604A - The acquisition methods and device of the executable program file of verification environment - Google Patents
The acquisition methods and device of the executable program file of verification environment Download PDFInfo
- Publication number
- CN110515604A CN110515604A CN201910734466.7A CN201910734466A CN110515604A CN 110515604 A CN110515604 A CN 110515604A CN 201910734466 A CN201910734466 A CN 201910734466A CN 110515604 A CN110515604 A CN 110515604A
- Authority
- CN
- China
- Prior art keywords
- interface
- functional unit
- information
- file
- verification environment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012795 verification Methods 0.000 title claims abstract description 73
- 238000000034 method Methods 0.000 title claims abstract description 64
- 238000004422 calculation algorithm Methods 0.000 claims abstract description 36
- 238000013461 design Methods 0.000 claims abstract description 20
- 238000012986 modification Methods 0.000 claims description 22
- 230000004048 modification Effects 0.000 claims description 22
- 238000004891 communication Methods 0.000 claims description 19
- 238000003860 storage Methods 0.000 claims description 16
- 238000004590 computer program Methods 0.000 claims description 11
- 230000008859 change Effects 0.000 claims description 3
- 230000008439 repair process Effects 0.000 claims description 2
- 238000012545 processing Methods 0.000 description 10
- 230000006870 function Effects 0.000 description 9
- 238000010586 diagram Methods 0.000 description 7
- 230000006399 behavior Effects 0.000 description 6
- 238000004364 calculation method Methods 0.000 description 4
- 238000000605 extraction Methods 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000009286 beneficial effect Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000000007 visual effect Effects 0.000 description 2
- 241001269238 Data Species 0.000 description 1
- 238000000802 evaporation-induced self-assembly Methods 0.000 description 1
- 125000000524 functional group Chemical group 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 238000010200 validation analysis Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/30—Creation or generation of source code
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformation of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
- G06F8/447—Target code generation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/445—Program loading or initiating
- G06F9/44568—Immediately runnable code
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
Abstract
This application discloses a kind of acquisition methods of the executable program file of verification environment and devices.This method is first according to the Interface design information of projects module in objective chip, the interface for obtaining interface to be configured defines information, interface defines the attribute information of the module id that information includes projects module and the corresponding signal of interface to be configured, and according to the verification environment of projects module demand, information is defined to interface to modify, and is obtained modified interface and is defined information；Based on default verification methodology algorithm, functional unit file needed for modified interface defines the corresponding verification environment of information is generated, functional unit includes the program code of functional unit；Using default compiler algorithm, the program code of functional unit is compiled, obtains the executable program file of the corresponding verification environment of projects module.Compared with prior art, this method does not need the executable program file that verification environment is obtained by h coding, avoids human error, shortens the debug time of interface.
Description
Technical field
This application involves chip emulation verifying field more particularly to a kind of acquisitions of the executable program file of verification environment
Method and device.
Background technique
At present for the acquisition methods of the executable program file of chip checking environment mainly using h coding's
Mode, therefore existing acquisition methods at least have the disadvantage in that
(1) h coding is cumbersome, takes a long time, and human error easily occurs.
(2) the interface meeting iteration of chip updates, and updates verifying personnel every time and requires to rewrite the phase of the chip interface
Information is closed, h coding is easy error, and compiling and debugging take a long time.
Summary of the invention
The embodiment of the present application provides the acquisition methods and device of a kind of executable program file of verification environment, solves existing
There is the above problem existing for technology, avoid human error, shortens the compiling and debug time of chip interface.
In a first aspect, providing a kind of acquisition methods of the executable program file of verification environment, this method may include:
According to the Interface design information of projects module in objective chip, the interface for obtaining interface to be configured defines information, institute
State the attribute information that interface defines module id and the corresponding signal of the interface to be configured that information includes the projects module；
According to the verification environment of the projects module demand, information is defined to the interface and is modified, after obtaining modification
Interface define information；
Based on default verification methodology algorithm, generates the modified interface and define the corresponding verification environment of information
Required functional unit file, the functional unit include the program code of the functional unit；
Using default compiler algorithm, the program code of the functional unit is compiled, obtains the projects module pair
The executable program file for the verification environment answered.
In an optional realization, generates the modified interface and define needed for the corresponding verification environment of information
Functional unit file after, the method also includes:
According to the corresponding signal characteristic information of the projects module, modifies, repaired to the functional unit file
Functional unit file after changing；
Using default compiler algorithm, the program code of the functional unit is compiled, comprising:
Using default compiler algorithm, the modified functional unit is compiled.
In an optional realization, the method also includes:
Store that the interface defines information and the modified interface defines information.
In an optional realization, the functional unit file further includes management file；Wherein, the management file packet
Include the connection relationship between macrodefinition, the corresponding functional unit list of the functional unit code, the functional unit and the function
The store path of energy component.
Second aspect provides a kind of acquisition device of the executable program file of verification environment, the apparatus may include:
Acquiring unit, modification unit, generation unit and compilation unit；
The acquiring unit obtains interface to be configured for the Interface design information according to projects module in objective chip
Interface define information, the interface defines the module id and the interface pair to be configured that information includes the middle projects module
The attribute information for the signal answered；
The modification unit, for the verification environment according to the projects module demand, to the interface define information into
Row modification, obtains modified interface and defines information；
The generation unit, for generating the modified interface and defining information based on default verification methodology algorithm
Functional unit file needed for the corresponding verification environment, the functional unit include the program code of the functional unit；
The compilation unit, for being compiled, obtaining to the program code of the functional unit using default compiler algorithm
To the executable program file of the corresponding verification environment of the projects module.
In an optional realization, the modification unit is also used to according to the corresponding signal characteristic of the projects module
Information modifies to the functional unit file, obtains modified functional unit file；
The compilation unit is also used to be compiled the modified functional unit using default compiler algorithm.
In an optional realization, described device further includes storage unit；
The storage unit, for storing, the interface defines information and the modified interface defines information.
In an optional realization, the functional unit file further includes management file；Wherein, the management file packet
Include the connection relationship between macrodefinition, the corresponding functional unit list of the functional unit code, the functional unit and the function
The store path of energy component.
The third aspect provides a kind of electronic equipment, which includes processor, communication interface, memory and lead to
Believe bus, wherein processor, communication interface, memory complete mutual communication by communication bus；
Memory, for storing computer program；
Processor when for executing the program stored on memory, realizes any side in above-mentioned first aspect
Method step.
Fourth aspect provides a kind of computer readable storage medium, and meter is stored in the computer readable storage medium
Calculation machine program, the computer program realize any method and step in above-mentioned first aspect when being executed by processor.
The method that the above embodiment of the present invention provides first according to the Interface design information of objective chip, obtains interface to be configured
Interface define information, interface defines the attribute of the chip identification that information includes objective chip and the corresponding signal of interface to be configured
Information, and according to the verification environment to demand, information is defined to interface and is modified, modified interface is obtained and defines information；
Again based on default verification methodology algorithm, functional unit needed for modified interface defines the corresponding verification environment of information is generated
File, functional unit include the program code of functional unit；Using default compiler algorithm, the program code of functional unit is carried out
Compiling, obtains the executable program file of the corresponding verification environment of objective chip.Compared with prior art, this method does not need to lead to
Cross h coding obtain verification environment executable program file, avoid human error, shorten chip interface compiling and
Debug time.
Detailed description of the invention
Fig. 1 is that a kind of process of the acquisition methods of the executable program file of verification environment provided in an embodiment of the present invention is shown
It is intended to；
Fig. 2 is that a kind of structure of the acquisition device of the executable program file of verification environment provided in an embodiment of the present invention is shown
It is intended to；
Fig. 3 is the structural schematic diagram of a kind of electronic equipment provided in an embodiment of the present invention.
Specific embodiment
Below in conjunction with the attached drawing in the embodiment of the present application, technical solutions in the embodiments of the present application carries out clear, complete
Site preparation description, it is clear that described embodiment is only some embodiments of the present application, is not whole embodiments.Based on this
Apply for embodiment, every other implementation obtained by those of ordinary skill in the art without making creative efforts
Example, shall fall in the protection scope of this application.
The acquisition methods of the executable program file of verification environment provided in an embodiment of the present invention can be applied in server
On, it can also be using at the terminal.In order to guarantee accuracy, server can be the application service with stronger computing capability
Device；Terminal can be mobile phone with stronger computing capability, smart phone, laptop, digit broadcasting receiver,
The user equipmenies such as personal digital assistant (PDA), tablet computer (PAD) (User Equipment, UE) have wireless communication function
Handheld device, mobile unit, wearable device, the other processing equipments for calculating equipment or being connected to radio modem,
Mobile station (Mobile station, MS) etc..
Preferred embodiment of the present application is illustrated below in conjunction with Figure of description, it should be understood that described herein
Preferred embodiment only for the purpose of illustrating and explaining the present invention and is not intended to limit the present invention, and in the absence of conflict, this Shen
Please in embodiment and embodiment in feature can be combined with each other.
Fig. 1 is that a kind of process of the acquisition methods of the executable program file of verification environment provided in an embodiment of the present invention is shown
It is intended to.As shown in Figure 1, the executing subject of this method can be the processor of terminal or server, this method may include:
Step 110, according to the Interface design information of projects module in objective chip, obtain the interface definition of interface to be configured
Information.
Before executing the step, processor receives the Interface design of projects module in the objective chip of designer's input
Information.The Interface design information may include the module id and interface to be configured of the chip identification of objective chip, projects module
The attribute information etc. of corresponding signal, the attribute information of signal may include signal name, signal kinds, signal width, signal
Behavior type, signal specifically describe etc. information, the behavior type of signal may include the reception behavior features of signal or the hair of signal
See off for.The Interface design information can be the interface specification document of the textual form of designer's offer, interface specification text
Shelves can be the interface specification etc. of the specifications of objective chip or the objective chip of designer's design.
Preset programming language tools can be used in processor, such as practical to extract and report language perl, tool command language
Say (Tool Command Language, TCL), C language c/c++, Visual Basic macrolanguage (Visual Basic for
Applications, VBA) etc., the interface that interface to be configured is extracted from Interface design information defines information, and interface defines information
It may include the attribute information of the mark signal corresponding with interface to be configured of objective chip.
Optionally, the interface of interface to be configured can be defined information and stored by processor, as by interface to be configured
Interface defines information and is stored in default intermediate document.
It should be noted that the interface that can directly fill in interface to be configured in default intermediate document by designer is determined
Adopted information is also possible to verifying personnel from the interface that Interface design information extraction goes out interface to be configured and defines information solicitation default
In intermediate document, it can also be that processor is automatically to be configured out from Interface design information extraction by preset programming language tools
The interface of interface defines information.
For example, it includes modules A in information that the interface of modules A, which defines, so that the projects module in objective chip is modules A as an example
The attribute information and modules A that receive signal send the attribute information of signal, wherein attribute information may include signal name, letter
Number behavior type (receive I/ send O) and signal width, the part of interface of modules A defines information can be shown in table 1:
Table 1
Wherein, modules A, module B and module C can be three modules in objective chip in table 1, be also possible to not same core
Three modules in piece, the embodiment of the present invention is it is not limited here.
Optionally, processor can define information to the interface of acquisition and be grouped according to default packet mode, will be different
The interface of group defines information and is stored in different intermediate documents, and is named to different intermediate documents, to work as the mesh
Mark chip carries out that intermediate document to be updated can be called directly when interface update, and independently modifies the interface in the intermediate document
Information is defined, interface is improved and updates efficiency, and conveniently to the maintenance work of interface.
In conjunction with table 1, processor can be grouped according to the behavior type of the signal of modules A, such as by modules A receiving module
The signal of B is divided into one group, and the signal that modules A is sent to module C is divided into one group.
It should be noted that processor can according to the behavior type of signal to interface define information be grouped, can also
It is grouped to define information to interface according to the timing of signal, information can also be defined to interface according to signal name and divide
Group, specifically grouping needs to determine with actual conditions in which way, and the embodiment of the present invention is it is not limited here.
Further, processor according to the Interface design information of projects module, can obtain the top layer text of the projects module
Part.Wherein, processor can use presupposed information extraction algorithm, carry out information extraction to interface design information, obtain the project
The top document of module.
It should be noted that top document in the prior art is provided by designer, the content of top document
Being designer defines information according to interface, what hand-coding was completed, is supplied to verifying personnel by designer later；And this Shen
Please top document is based on directly on that design provides in embodiment interface signal define generation, therefore the embodiment of the present application does not need
It waits designer to encode to complete to provide top document, avoids human error.
Step 120, according to the verification environment of projects module demand, information is defined to interface and is modified, after obtaining modification
Interface define information.
Processor can define information to the interface in intermediate document and repair according to the demand of projects module verification environment
Change, obtains modified interface and define information.Wherein, the modification that processor defines information to interface may include increasing new signal
Attribute information and/or delete interface and define the attribute information of signal in information, defining the configuration of the signal in information to interface is
It is no to need to be collected, whether need to be driven.
Optionally, processor stores modified interface and defines information, so as to when the projects module carries out interface update
The intermediate document can be called directly, verifying personnel is not needed and rewrites the intermediate document, and independently modify the intermediate document
In interface define information, in so avoiding verifying personnel repetitive operation, and shorten interface compiling and debugging
Duration, and safeguard simple.
Step 130 is based on default verification methodology algorithm, generates modified interface and defines the corresponding verification environment of information
Required functional unit file.
Default verification methodology algorithm may include generic validation methodology (Universal Verification
Methodology, UVM) algorithm, verification methodology (Verification Methodology Manual, VMM) algorithm, open source
Verification methodology (Open Verification Methodology, OVM) algorithm etc..
Processor is based on default verification methodology algorithm, generates modified interface and defines the corresponding verification environment institute of information
The functional unit file needed.Functional unit file may include the program code and management file of functional unit.
Wherein, management file includes the company between macrodefinition, the corresponding functional unit list of functional unit code, functional unit
Connect the store path of relationship and functional unit.Wherein, the program code of functional unit needed for the verification environment that processor generates
It may include the journey of the program code of Agent components agent, the program code of driving assembly driver, acquisition component monitor
Sequence code, the program code of items component item, connection component interface program code, the wherein specific letter of driver
Number driving timing, monitor concrete signal acquisition timing need to verify personnel's hand-coding realization.
In order to further avoid human error, the debugging efficiency of interface is improved, processor can be by calling top layer text
Part realizes the automatic compiling to the program code of functional unit.
Alternatively, verifying personnel can be by calling top document to realize the manual debugging to the program code of functional unit.
Optionally, processor is according to the corresponding signal characteristic information of projects module, the i.e. characteristic signals of projects module, can be with
It modifies to functional unit file, the program code for such as modifying some functional unit realizes the functional unit not to current demand signal
It carries out the customized modification such as handling, obtains modified functional unit file.
Step 140, using default compiler algorithm, the program code of functional unit is compiled, the objective chip is obtained
The executable program file of corresponding verification environment.
Wherein, default compiler algorithm can be compiled Verilog simulator VCS.
Processor can be compiled the program code of functional unit using VCS, be verified the executable journey of environment
Preface part, so that processor carries out simulating, verifying work according to the executable program file.
The method that the above embodiment of the present invention provides first according to the Interface design information of projects module in objective chip, obtains
The interface of interface to be configured defines information, and interface defines the module id that information includes projects module and interface to be configured is corresponding
The attribute information of signal, and according to the verification environment of projects module demand, information is defined to interface and is modified, after obtaining modification
Interface define information；Again based on default verification methodology algorithm, generates modified interface and define the corresponding verifying ring of information
Functional unit file needed for border, functional unit include the program code of functional unit；Using default compiler algorithm, to functional group
The program code of part is compiled, and obtains the executable program file of the corresponding verification environment of projects module.With prior art phase
Than, this method does not need the executable program file that verification environment is obtained by h coding, human error is avoided, while
Shorten the debug time of interface.
Corresponding with the above method, the embodiment of the present invention also provides a kind of acquisition of the executable program file of verification environment
Device, as shown in Fig. 2, the device includes: acquiring unit 210, modification unit 220, generation unit 230 and compilation unit 240；
Acquiring unit 210 obtains interface to be configured for the Interface design information according to projects module in objective chip
Interface defines information, and the interface defines the module id that information includes the middle projects module and the interface to be configured is corresponding
Signal attribute information；
Unit 220 is modified, for the verification environment according to the projects module demand, information is defined to the interface and is carried out
Modification, obtains modified interface and defines information；
Generation unit 230, for generating the modified interface and defining information pair based on default verification methodology algorithm
Functional unit file needed for the verification environment answered, the functional unit include the program code of the functional unit；
Compilation unit 240, for being compiled, obtaining to the program code of the functional unit using default compiler algorithm
To the executable program file of the corresponding verification environment of the projects module.
In an optional realization, unit 220 is modified, is also used to according to the corresponding signal characteristic letter of the projects module
Breath, modifies to the functional unit file, obtains modified functional unit file；
Compilation unit 240 is also used to be compiled the modified functional unit using default compiler algorithm.
In an optional realization, described device further includes storage unit 250；
Storage unit 250, for storing, the interface defines information and the modified interface defines information.
In an optional realization, the functional unit file further includes management file；Wherein, the management file packet
Include the connection relationship between macrodefinition, the corresponding functional unit list of the functional unit code, the functional unit and the function
The store path of energy component.
Each functional unit of the acquisition device of the executable program file for the verification environment that the above embodiment of the present invention provides
Function, can be realized by above-mentioned various method steps, therefore, the executable journey of verification environment provided in an embodiment of the present invention
The specific work process and beneficial effect of each unit in the acquisition device of preface part, do not repeat again herein.
The embodiment of the invention also provides a kind of electronic equipment, as shown in figure 3, include processor 310, communication interface 320,
Memory 330 and communication bus 340, wherein processor 310, communication interface 320, memory 330 are complete by communication bus 340
At mutual communication.
Memory 330, for storing computer program；
Processor 310 when for executing the program stored on memory 330, realizes following steps:
According to the Interface design information of projects module in objective chip, the interface for obtaining interface to be configured defines information, institute
State the attribute information that interface defines module id and the corresponding signal of the interface to be configured that information includes the projects module；
According to the verification environment of the projects module demand, information is defined to the interface and is modified, after obtaining modification
Interface define information；
Based on default verification methodology algorithm, generates the modified interface and define the corresponding verification environment of information
Required functional unit file, the functional unit include the program code of the functional unit；
Using default compiler algorithm, the program code of the functional unit is compiled, obtains the projects module pair
The executable program file for the verification environment answered.
In an optional realization, generates the modified interface and define needed for the corresponding verification environment of information
Functional unit file after, the method also includes:
According to the corresponding signal characteristic information of the projects module, modifies, repaired to the functional unit file
Functional unit file after changing；
Using default compiler algorithm, the program code of the functional unit is compiled, comprising:
Using default compiler algorithm, the modified functional unit is compiled.
In an optional realization, the method also includes:
Store that the interface defines information and the modified interface defines information.
In an optional realization, the functional unit file further includes management file；Wherein, the management file packet
Include the connection relationship between macrodefinition, the corresponding functional unit list of the functional unit code, the functional unit and the function
The store path of energy component.
Communication bus mentioned above can be Peripheral Component Interconnect standard (Peripheral Component
Interconnect, PCI) bus or expanding the industrial standard structure (Extended Industry Standard
Architecture, EISA) bus etc..The communication bus can be divided into address bus, data/address bus, control bus etc..For just
It is only indicated with a thick line in expression, figure, it is not intended that an only bus or a type of bus.
Communication interface is for the communication between above-mentioned electronic equipment and other equipment.
Memory may include random access memory (Random Access Memory, RAM), also may include non-easy
The property lost memory (Non-Volatile Memory, NVM), for example, at least a magnetic disk storage.Optionally, memory may be used also
To be storage device that at least one is located remotely from aforementioned processor.
Above-mentioned processor can be general processor, including central processing unit (Central Processing Unit,
CPU), network processing unit (Network Processor, NP) etc.；It can also be digital signal processor (Digital Signal
Processing, DSP), it is specific integrated circuit (Application Specific Integrated Circuit, ASIC), existing
It is field programmable gate array (Field-Programmable Gate Array, FPGA) or other programmable logic device, discrete
Door or transistor logic, discrete hardware components.
The embodiment and beneficial effect solved the problems, such as due to each device of electronic equipment in above-described embodiment can join
Each step in embodiment as shown in Figure 1 realizes, therefore, the specific works mistake of electronic equipment provided in an embodiment of the present invention
Journey and beneficial effect, do not repeat again herein.
In another embodiment provided by the invention, a kind of computer readable storage medium is additionally provided, which can
It reads to be stored with instruction in storage medium, when run on a computer, so that computer executes any institute in above-described embodiment
The acquisition methods of the executable program file for the verification environment stated.
In another embodiment provided by the invention, a kind of computer program product comprising instruction is additionally provided, when it
When running on computers, so that computer executes the executable program file of any verification environment in above-described embodiment
Acquisition methods.
It should be understood by those skilled in the art that, the embodiment in the embodiment of the present application can provide as method, system or meter
Calculation machine program product.Therefore, complete hardware embodiment, complete software embodiment can be used in the embodiment of the present application or combine soft
The form of the embodiment of part and hardware aspect.Moreover, being can be used in the embodiment of the present application in one or more wherein includes meter
Computer-usable storage medium (including but not limited to magnetic disk storage, CD-ROM, the optical memory of calculation machine usable program code
Deng) on the form of computer program product implemented.
It is referring to according to the method for embodiment, equipment (system) and calculating in the embodiment of the present application in the embodiment of the present application
The flowchart and/or the block diagram of machine program product describes.It should be understood that can be realized by computer program instructions flow chart and/or
The combination of the process and/or box in each flow and/or block and flowchart and/or the block diagram in block diagram.It can mention
For the processing of these computer program instructions to general purpose computer, special purpose computer, Embedded Processor or other programmable datas
The processor of equipment is to generate a machine, so that being executed by computer or the processor of other programmable data processing devices
Instruction generation refer to for realizing in one or more flows of the flowchart and/or one or more blocks of the block diagram
The device of fixed function.
These computer program instructions, which may also be stored in, is able to guide computer or other programmable data processing devices with spy
Determine in the computer-readable memory that mode works, so that it includes referring to that instruction stored in the computer readable memory, which generates,
Enable the manufacture of device, the command device realize in one box of one or more flows of the flowchart and/or block diagram or
The function of being specified in multiple boxes.
These computer program instructions also can be loaded onto a computer or other programmable data processing device, so that counting
Series of operation steps are executed on calculation machine or other programmable devices to generate computer implemented processing, thus in computer or
The instruction executed on other programmable devices is provided for realizing in one or more flows of the flowchart and/or block diagram one
The step of function of being specified in a box or multiple boxes.
Although the preferred embodiment in the embodiment of the present application has been described, once a person skilled in the art knows
Basic creative concept, then additional changes and modifications may be made to these embodiments.So appended claims are intended to explain
Being includes preferred embodiment and all change and modification for falling into range in the embodiment of the present application.
Obviously, those skilled in the art embodiment in the embodiment of the present application can be carried out various modification and variations without
It is detached from the spirit and scope of embodiment in the embodiment of the present application.If in this way, in the embodiment of the present application embodiment these modification
Within the scope of belonging in the embodiment of the present application claim and its equivalent technologies with modification, then also it is intended in the embodiment of the present application
It includes these modifications and variations.
Claims (10)
1. a kind of acquisition methods of the executable program file of verification environment, which is characterized in that the described method includes:
According to the Interface design information of projects module in objective chip, the interface for obtaining interface to be configured defines information, described to connect
It includes the module id of the projects module and the attribute information of the corresponding signal of the interface to be configured that mouth, which defines information,；
According to the verification environment of the projects module demand, information is defined to the interface and is modified, obtains modified connect
Mouth defines information；
Based on default verification methodology algorithm, generates the modified interface and define needed for the corresponding verification environment of information
Functional unit file, the functional unit includes the program code of the functional unit；
Using default compiler algorithm, the program code of the functional unit is compiled, it is corresponding to obtain the projects module
The executable program file of the verification environment.
2. the method as described in claim 1, which is characterized in that it is corresponding described that the generation modified interface defines information
After functional unit file needed for verification environment, the method also includes:
According to the corresponding signal characteristic information of the projects module, modify to the functional unit file, after obtaining modification
Functional unit file；
Using default compiler algorithm, the program code of the functional unit is compiled, comprising:
Using default compiler algorithm, the modified functional unit is compiled.
3. the method as described in claim 1, which is characterized in that the method also includes:
Store that the interface defines information and the modified interface defines information.
4. the method as described in claim 1, which is characterized in that the functional unit file further includes management file；Wherein, institute
Stating management file includes the connection between macrodefinition, the corresponding functional unit list of the functional unit code, the functional unit
The store path of relationship and the functional unit.
5. a kind of acquisition device of the executable program file of verification environment, which is characterized in that described device includes: to obtain list
Member, modification unit, generation unit and compilation unit；
The acquiring unit obtains connecing for interface to be configured for the Interface design information according to projects module in objective chip
Mouth defines information, and the interface defines the module id that information includes the middle projects module and the interface to be configured is corresponding
The attribute information of signal；
The modification unit defines information to the interface and repairs for the verification environment according to the projects module demand
Change, obtains modified interface and define information；
The generation unit, for based on default verification methodology algorithm, it is corresponding that the generation modified interface defines information
The verification environment needed for functional unit file, the functional unit includes the program code of the functional unit；
The compilation unit, for being compiled to the program code of the functional unit, obtaining institute using default compiler algorithm
State the executable program file of the corresponding verification environment of projects module.
6. device as claimed in claim 5, which is characterized in that
The modification unit is also used to according to the corresponding signal characteristic information of the projects module, to the functional unit file
It modifies, obtains modified functional unit file；
The compilation unit is also used to be compiled the modified functional unit using default compiler algorithm.
7. device as claimed in claim 5, which is characterized in that described device further includes storage unit；
The storage unit, for storing, the interface defines information and the modified interface defines information.
8. device as claimed in claim 5, which is characterized in that the functional unit file further includes management file；Wherein, institute
Stating management file includes the connection between macrodefinition, the corresponding functional unit list of the functional unit code, the functional unit
The store path of relationship and the functional unit.
9. a kind of electronic equipment, which is characterized in that the electronic equipment includes that processor, communication interface, memory and communication are total
Line, wherein processor, communication interface, memory complete mutual communication by communication bus；
Memory, for storing computer program；
Processor when for executing the program stored on memory, realizes any method and step of claim 1-4.
10. a kind of computer readable storage medium, which is characterized in that be stored with computer in the computer readable storage medium
Program realizes claim 1-4 any method and step when the computer program is executed by processor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910734466.7A CN110515604A (en) | 2019-08-09 | 2019-08-09 | The acquisition methods and device of the executable program file of verification environment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910734466.7A CN110515604A (en) | 2019-08-09 | 2019-08-09 | The acquisition methods and device of the executable program file of verification environment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110515604A true CN110515604A (en) | 2019-11-29 |
Family
ID=68625532
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910734466.7A Pending CN110515604A (en) | 2019-08-09 | 2019-08-09 | The acquisition methods and device of the executable program file of verification environment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110515604A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113361220A (en) * | 2021-06-22 | 2021-09-07 | 无锡江南计算技术研究所 | Verification environment construction method and device for automatically cutting integrated circuit design |
| CN114386365A (en) * | 2021-12-29 | 2022-04-22 | 北京得瑞领新科技有限公司 | Data verification method and system based on verification platform and electronic equipment |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030009709A1 (en) * | 2001-07-03 | 2003-01-09 | Belenger Kim E. | Functional element test tool and method |
| US7315803B1 (en) * | 2005-02-10 | 2008-01-01 | Xilinx, Inc. | Verification environment creation infrastructure for bus-based systems and modules |
| CN101625705A (en) * | 2008-07-08 | 2010-01-13 | 华为技术有限公司 | Verification environment system and construction method thereof |
| US8402438B1 (en) * | 2007-12-03 | 2013-03-19 | Cadence Design Systems, Inc. | Method and system for generating verification information and tests for software |
| CN108399318A (en) * | 2018-01-31 | 2018-08-14 | 北京顶象技术有限公司 | The generation method of executable file executes method and electronic equipment |
| CN108694103A (en) * | 2017-04-11 | 2018-10-23 | 北京君正集成电路股份有限公司 | A kind of method and device of detection CPU |
-
2019
- 2019-08-09 CN CN201910734466.7A patent/CN110515604A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030009709A1 (en) * | 2001-07-03 | 2003-01-09 | Belenger Kim E. | Functional element test tool and method |
| US7315803B1 (en) * | 2005-02-10 | 2008-01-01 | Xilinx, Inc. | Verification environment creation infrastructure for bus-based systems and modules |
| US8402438B1 (en) * | 2007-12-03 | 2013-03-19 | Cadence Design Systems, Inc. | Method and system for generating verification information and tests for software |
| CN101625705A (en) * | 2008-07-08 | 2010-01-13 | 华为技术有限公司 | Verification environment system and construction method thereof |
| CN108694103A (en) * | 2017-04-11 | 2018-10-23 | 北京君正集成电路股份有限公司 | A kind of method and device of detection CPU |
| CN108399318A (en) * | 2018-01-31 | 2018-08-14 | 北京顶象技术有限公司 | The generation method of executable file executes method and electronic equipment |
Non-Patent Citations (2)
| Title |
|---|
| 石轩: "基于UVM的验证环境自动化生成和测试用例的标准化设计", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
| 路科验证: "IC验证培训——验证环境的自动化生成", 《HTTPS://BLOG.CSDN.NET/LIUBIN1222/ARTICLE/DETAILS/81131587》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113361220A (en) * | 2021-06-22 | 2021-09-07 | 无锡江南计算技术研究所 | Verification environment construction method and device for automatically cutting integrated circuit design |
| CN114386365A (en) * | 2021-12-29 | 2022-04-22 | 北京得瑞领新科技有限公司 | Data verification method and system based on verification platform and electronic equipment |
| CN114386365B (en) * | 2021-12-29 | 2022-09-27 | 北京得瑞领新科技有限公司 | Data verification method and system based on verification platform and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107436762B (en) | Register code file generation method and device and electronic equipment | |
| CN109359277A (en) | Data monitoring method, equipment and computer storage medium | |
| CN104133765B (en) | The test case sending method of network activity and test case server | |
| CN104268078A (en) | Automatic chip validation method based on parameterized IP test case set | |
| CN110113196A (en) | A kind of protocol configuration method, device, equipment and medium | |
| CN106648556A (en) | Front end and back end integrated development testing method and device | |
| CN108228754A (en) | flow generation method and terminal device | |
| CN110134596A (en) | The generation method and terminal device of test document | |
| CN107741904A (en) | Test machine method of automatic configuration, device, equipment and storage medium | |
| CN110515604A (en) | The acquisition methods and device of the executable program file of verification environment | |
| CN105303000A (en) | Circuit design method and system | |
| CN103347097A (en) | Method and system for file transmission | |
| CN104182570B (en) | For the method and apparatus for the logic synthesis for realizing integrated circuit | |
| CN110222323A (en) | A kind of voucher generation method, device, readable storage medium storing program for executing and terminal device | |
| CN110069279A (en) | Method and device for checking direct current control protection program and storage medium | |
| CN109191078A (en) | A kind of traffic flow modeling method, device and equipment | |
| US20180107775A1 (en) | Methods and systems for simulating high-speed link designs | |
| CN105447213A (en) | Method and equipment for simulating circuit design | |
| CN107071553A (en) | Method, device and computer readable storage medium for modifying video and voice | |
| CN109284493B (en) | Random question bank implementation method on education cloud platform and electronic equipment | |
| US20100057425A1 (en) | Automatically creating manufacturing test rules pertaining to an electronic component | |
| US9202006B1 (en) | System and method for connecting components in an electronic design | |
| US9838229B2 (en) | Method for verifying the functionality of a digital circuit | |
| CN111124897B (en) | Method for generating reusable simulation interface model | |
| CN104461549B (en) | The arrangement display methods and device of graphical interfaces |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191129 |