CN110400754A - A kind of manufacturing method of oxide semiconductor thin-film transistor - Google Patents

A kind of manufacturing method of oxide semiconductor thin-film transistor Download PDF

Info

Publication number
CN110400754A
CN110400754A CN201810381129.XA CN201810381129A CN110400754A CN 110400754 A CN110400754 A CN 110400754A CN 201810381129 A CN201810381129 A CN 201810381129A CN 110400754 A CN110400754 A CN 110400754A
Authority
CN
China
Prior art keywords
gas
manufacturing
oxide semiconductor
film transistor
semiconductor layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201810381129.XA
Other languages
Chinese (zh)
Other versions
CN110400754B (en
Inventor
赵文达
戴超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing CEC Panda FPD Technology Co Ltd
Original Assignee
Nanjing CEC Panda LCD Technology Co Ltd
Nanjing Huadong Electronics Information and Technology Co Ltd
Nanjing CEC Panda FPD Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing CEC Panda LCD Technology Co Ltd, Nanjing Huadong Electronics Information and Technology Co Ltd, Nanjing CEC Panda FPD Technology Co Ltd filed Critical Nanjing CEC Panda LCD Technology Co Ltd
Priority to CN201810381129.XA priority Critical patent/CN110400754B/en
Publication of CN110400754A publication Critical patent/CN110400754A/en
Application granted granted Critical
Publication of CN110400754B publication Critical patent/CN110400754B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/46Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
    • H01L21/461Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/465Chemical or electrical treatment, e.g. electrolytic etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Thin Film Transistor (AREA)

Abstract

The invention discloses a kind of manufacturing methods of oxide thin film transistor, the manufacturing method is included in form source electrode and drain electrode after, corona treatment is carried out to the channel region that oxide semiconductor layer is constituted using two or more gas, wherein at least includes a kind of non-oxidizing gas;The manufacturing method of the present invention is effectively prevented being carried out arcing problem caused by corona treatment using single non-oxidizing gas and carries out source-drain electrode problem of oxidation caused by corona treatment using simple oxidizing gas, and the thin film transistor (TFT) obtained has excellent device property and homogeneity.

Description

A kind of manufacturing method of oxide semiconductor thin-film transistor
Technical field
The present invention relates to field of liquid crystal display more particularly to a kind of manufacturing methods of oxide semiconductor thin-film transistor.
Background technique
Oxide semiconductor thin-film transistor (TFT) technology because of the advantages of having both multi-crystal TFT and non-crystalline silicon tft, and by It is considered device most potential in next-generation display technology, wherein the research of indium gallium zinc oxygen (IGZO) TFT is most widely used, Especially in terms of tft array substrate preparation.But since IGZO stability is poor, when coming using it as active layer material in use, Easily by source, drain electrode etching liquid damage, so etching barrier layer (ESL) structure is mostly used at present, as shown in Figure 1, passing through increase One layer of etching barrier layer 06 protects channel region, and source electrode 041 and drain electrode 042 pass through the contact hole on etching barrier layer 06 respectively It is contacted with oxide semiconductor layer 03, but will increase light shield (mask) technique in this way, cause manufacturing process complicated, cost It improves.
Therefore back channel etching (BCE) technology has been developed, structure is as shown in Figure 2.It is existing in order to improve product yield Technology can use nitrogen (N after forming source electrode and drain electrode2), nitrous oxide (N2) etc. O gases constitute oxide semiconductor Channel carry out corona treatment.Wherein, nitrogen treatment can obtain excellent device property, but be also easy to produce arc discharge (arcing) cause TFT to wound or burn, seriously affect product yield.The device property that nitrous oxide is handled is poor; And source electrode and drain electrode easily aoxidizes under nitrous oxide processing, especially when the metal for forming source electrode and drain electrode includes copper metal When, if the time of corona treatment is shorter, the homogeneity of device is bad, the same substrate 24 in the case where the processing time is 5s The TFT transfer characteristic curve that a point measures is as shown in Figure 3.
Summary of the invention
In order to solve the above technical problems, the invention discloses a kind of manufacturing method of oxide semiconductor thin-film transistor, The manufacturing method effectively prevent using single non-oxidizing gas carry out corona treatment caused by arcing problem and Using source-drain electrode problem of oxidation caused by simple oxidizing gas, and the thin film transistor (TFT) obtained has excellent device property And homogeneity.
Technical solution provided by the invention is as follows:
The invention discloses a kind of manufacturing method of oxide thin film transistor, the manufacturing methods include the following:
Step 1: forming grid on substrate;
Step 2: being initially formed the gate insulating layer of covering grid, oxide is then formed on gate insulating layer and is partly led Body layer;
Step 3: forming the source electrode and drain electrode being electrically connected respectively with oxide semiconductor layer;
Step 4: plasma treatment is carried out to the oxide semiconductor layer, the oxide semiconductor layer is carried out etc. The gas of ion processing includes at least first gas and second gas, and the first gas does not have oxidisability;
Step 5: forming the first insulating film of covering source electrode and drain electrode.
Preferably, first gas is at least one of nitrogen, argon gas and hydrogen, and second gas is nitrous oxide, oxygen At least one of gas, sulfur hexafluoride and carbon tetrafluoride.
Preferably, first gas is nitrogen, and second gas is nitrous oxide;The volume ratio of first gas and second gas Not less than 4:1.
Preferably, first gas is argon gas, and second gas is carbon tetrafluoride;The volume ratio of first gas and second gas is not Less than 6:1.
Preferably, the time for carrying out plasma treatment to oxide semiconductor layer is 12 to 18 seconds.
Preferably, the gas for carrying out plasma treatment to oxide semiconductor layer is including at least first gas and the second gas The mixed gas of body.
Preferably, above-mentioned steps four include at least:
First stage carries out corona treatment to oxide semiconductor layer using first gas,
Second stage carries out corona treatment to oxide semiconductor layer using second gas,
The first stage and second stage are not carried out in the same time.
Preferably, source electrode and drain electrode is the lamination that third metal and the 4th metal are formed, third metal and gate insulator Layer contact, the 4th metal are contacted with the first insulating film.
Preferably, the 4th metal is copper.
Preferably, oxide semiconductor layer includes indium gallium zinc oxide.
Compared with prior art, the present invention can bring it is at least one of following the utility model has the advantages that
1, it avoids and carries out arcing problem caused by corona treatment using single non-oxidizing gas;
2, source-drain electrode problem of oxidation caused by simple oxidizing gas is avoided, can handle the long period;
3, oxide semiconductor thin-film transistor of the invention has excellent device property and homogeneity.
Detailed description of the invention
Below by clearly understandable mode, preferred embodiment is described with reference to the drawings, the present invention is given furtherly It is bright.
Fig. 1 is the structural schematic diagram of the oxide semiconductor thin-film transistor of existing etching barrier layer structure;
Fig. 2 is the structural scheme of mechanism of the oxide semiconductor thin-film transistor of existing back channel etching structure;
Fig. 3 is that the oxide semiconductor thin-film transistor of existing back channel etching structure is carried out in short-term using nitrous oxide Between corona treatment metacoxal plate difference point measure TFT transfer characteristic curve schematic diagram;
Fig. 4 is the manufacturing method flow diagram of oxide semiconductor thin-film transistor of the present invention;
Fig. 5-Fig. 9 is all step schematic diagrams of the manufacturing method of oxide semiconductor thin-film transistor;
Figure 10 is that oxide semiconductor thin-film transistor of the present invention uses channel after mixed gas progress corona treatment The schematic diagram in region and its periphery;
Figure 11 is that oxide semiconductor thin-film transistor of the present invention uses mixed gas progress corona treatment metacoxal plate Different points measure TFT transfer characteristic curve schematic diagram.
Specific embodiment
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, Detailed description of the invention will be compareed below A specific embodiment of the invention.It should be evident that drawings in the following description are only some embodiments of the invention, for For those of ordinary skill in the art, without creative efforts, it can also be obtained according to these attached drawings other Attached drawing, and obtain other embodiments.
To make simplified form, part related to the present invention is only schematically shown in each figure, they are not represented Its practical structures as product.In addition, there is identical structure or function in some figures so that simplified form is easy to understand Component only symbolically depicts one of those, or has only marked one of those.Herein, "one" is not only indicated " only this ", can also indicate the situation of " more than one ".
Fig. 4 is the manufacturing method flow diagram of oxide semiconductor thin-film transistor of the present invention, and the present invention is in the source that formed Behind pole 041 and drain electrode 042, plasma is carried out to the channel region that oxide semiconductor is constituted using two or more gas Body processing wherein at least includes a kind of non-oxidizing gas.
Fig. 5-Fig. 9 is a kind of all step schematic diagrams of the manufacturing method of oxide thin film transistor of the present invention, as schemed institute Show the manufacturing method include the following:
Step 1: as shown in figure 5, passing through gate metal deposition, photoresist layer coating, exposure, etching, light on the substrate 100 Resistance layer is removed to form grid 01;The lamination that grid 01 can be constituted for the first metal and the second metal, the first metal and substrate 100 Contact, the first metal such as Ti, the second metal such as Cu;
Step 2: as shown in fig. 6, be initially formed covering grid 01 gate insulating layer 02, then by active layer form a film, Photoresist layer coating, exposure, etching, photoresist layer removing form oxide semiconductor layer 03 on gate insulating layer 02;Gate insulator Layer 02 may include the lamination of silicon nitride (SiNX), silica (SiO2) or silicon nitride and silica, oxide semiconductor layer 03 Preferably include indium gallium zinc oxide (IGZO).
Step 3: as shown in fig. 7, removing shape by source-drain electrode metal film forming, photoresist layer coating, exposure, etching, photoresist layer At the source electrode 041 and drain electrode 042 being electrically connected respectively with oxide semiconductor layer 03;Source electrode 041 and drain electrode 042 can be third gold Belong to the lamination with the 4th metal, wherein third metal is contacted with oxide semiconductor layer 03, such as Ti, the 4th metal and following coverings Source electrode 041 and the contact of the first insulating film 05 of drain electrode 042, such as Cu;Oxide semiconductor layer 03 includes first area, second area And the channel region between first area and second area, source electrode 041 are contacted with first area, drain electrode 042 and the secondth area Domain contact.
Step 4: as shown in figure 8, plasma treatment is carried out to oxide semiconductor layer 03, to oxide semiconductor layer 03 The gas for carrying out plasma treatment includes at least first gas and second gas, and the first gas does not have oxidisability;Specifically Ground, first gas and second gas generate in cavity in plasma and are dissociated into plasma form, bang under voltage acceleration Hit the TFT surface of semi-finished of above-mentioned steps formation, especially channel region surface;First gas must not have oxidisability, Such as nitrogen (N2), argon gas (Ar), hydrogen (H2) in one of which;Second gas can have oxidisability, can also not aoxidize Property, such as nitrous oxide (N2O), oxygen (O2), sulfur hexafluoride (SF6), carbon tetrafluoride (CF4) in one of which;First gas After being mixed with second gas while handling, can also in chronological sequence be handled, gaseous species, ratio and processing when Between all without limitation.Such as corona treatment is carried out using argon gas and carbon tetrafluoride mixed gas, argon gas and carbon tetrafluoride Volume ratio is at least 6:1, and the processing time is 20 seconds.
Step 5: as shown in figure 9, forming the first insulating film 05 of covering source electrode 041, drain electrode 042 and channel region (PAS1);First insulating layer 05 includes silica.
Embodiment one:
In the present embodiment, the oxide semiconductor layer 03 that above-mentioned steps two are formed contains indium gallium zinc oxide material, on The source electrode 041 and drain electrode 042 for stating step 3 formation use third metal for titanium, the lamination that the 4th metal is copper, above-mentioned steps four In to carry out the gas of corona treatment to oxide semiconductor layer 03 include nitrogen and nitrous oxide, nitrogen and an oxidation two The volume ratio of nitrogen is not less than 4:1, and the processing time is 12-18s.
As shown in Figure 10, the oxide semiconductor thin-film transistor of the present embodiment carries out plasma using this mixed gas After processing, channel region and neighbouring source electrode 041 and drain electrode 042 is wounded without electric arc or electric arc burn phenomenon.And due to mixed It closes and defines that first gas is non-oxidizing gas in gas, therefore even if second gas is oxidizing gas, experiment shows i.e. Make corona treatment longer time, the phenomenon that layers of copper that the 4th metal is formed is oxidized will not occur, therefore due to keeping away Exempt from the generation of copper oxidative phenomena, can safely handle long period, such as 15s or more.
The device that the present embodiment obtains has excellent characteristic and homogeneity, and the TFT that 24 points of same substrate measure turns Characteristic curve is moved (i.e. in the case where certain source electrode 041 and constant 042 making alive of drain electrode, between grid 01 and source electrode 041 Voltage difference Vg and drain 042 electric current Id between relation curve) as shown in figure 11.
It should be noted that arbitrarily taking at least two to commonly use in the case where not limiting first gas as non-oxidizing gas Gas carries out corona treatment and is unable to reach said effect.In addition, first gas and second gas quilt in the present invention For being dissociated into plasma, and is bombarded under voltage acceleration and arrive channel region surface, other service conditions of gas, such as: It is different from the solution of the present invention using progress corona treatment after second gas dissociation under first gas (such as nitrogen) protection, Also it is unable to reach effect of the invention.
The invention discloses a kind of manufacturing method of oxide semiconductor thin-film transistor, step includes: in formation source Behind pole 041 and drain electrode 042, carried out using the channel region that two or more gas constitutes oxide semiconductor layer 03 etc. Gas ions processing wherein at least includes a kind of non-oxidizing gas.The manufacturing method of the present invention effectively prevents non-using single Oxidizing gas carries out arcing problem caused by corona treatment and carries out plasma using simple oxidizing gas Source-drain electrode problem of oxidation caused by handling, and the thin film transistor (TFT) obtained has excellent device property and homogeneity.
It should be noted that above-described embodiment can be freely combined as needed.The above is only of the invention preferred Embodiment, it is noted that for those skilled in the art, in the premise for not departing from the principle of the invention Under, several improvements and modifications can also be made, these modifications and embellishments should also be considered as the scope of protection of the present invention.

Claims (10)

1. a kind of manufacturing method of oxide thin film transistor, which is characterized in that the manufacturing method include the following:
Step 1: forming grid on substrate;
Step 2: being initially formed the gate insulating layer of covering grid, oxide semiconductor layer is then formed on gate insulating layer;
Step 3: forming the source electrode and drain electrode being electrically connected respectively with oxide semiconductor layer;
Step 4: carrying out plasma treatment to the oxide semiconductor layer, plasma is carried out to the oxide semiconductor layer The gas of processing includes at least first gas and second gas, and the first gas does not have oxidisability;
Step 5: forming the first insulating film of covering source electrode and drain electrode.
2. the manufacturing method of oxide thin film transistor according to claim 1, it is characterised in that:
The first gas is at least one of nitrogen, argon gas and hydrogen, the second gas be nitrous oxide, oxygen, At least one of sulfur hexafluoride and carbon tetrafluoride.
3. the manufacturing method of embedded touch control panel according to claim 1, it is characterised in that:
The first gas is nitrogen, and the second gas is nitrous oxide;
The volume ratio of the first gas and second gas is not less than 4:1.
4. the manufacturing method of embedded touch control panel according to claim 1, it is characterised in that:
The first gas is argon gas, and the second gas is carbon tetrafluoride;
The volume ratio of the first gas and second gas is not less than 6:1.
5. the manufacturing method of oxide thin film transistor according to claim 1, it is characterised in that:
The time for carrying out plasma treatment to the oxide semiconductor layer is 12 to 18 seconds.
6. the manufacturing method of oxide thin film transistor according to claim 1, it is characterised in that:
The gas for carrying out plasma treatment to the oxide semiconductor layer is including at least the mixed of first gas and second gas Close gas.
7. the manufacturing method of oxide thin film transistor according to claim 1, which is characterized in that the step 4 is at least Include:
First stage carries out corona treatment to the oxide semiconductor layer using first gas,
Second stage carries out corona treatment to the oxide semiconductor layer using second gas,
The first stage and second stage are not carried out in the same time.
8. the manufacturing method of oxide thin film transistor according to claim 1, it is characterised in that:
The source electrode and drain electrode is the lamination that third metal and the 4th metal are formed, the third metal and the gate insulator Layer contact, the 4th metal are contacted with first insulating film.
9. the manufacturing method of oxide thin film transistor according to claim 8, it is characterised in that:
4th metal is copper.
10. the manufacturing method of oxide thin film transistor according to claim 1, it is characterised in that:
The oxide semiconductor layer includes indium gallium zinc oxide.
CN201810381129.XA 2018-04-25 2018-04-25 Method for manufacturing oxide semiconductor thin film transistor Active CN110400754B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810381129.XA CN110400754B (en) 2018-04-25 2018-04-25 Method for manufacturing oxide semiconductor thin film transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810381129.XA CN110400754B (en) 2018-04-25 2018-04-25 Method for manufacturing oxide semiconductor thin film transistor

Publications (2)

Publication Number Publication Date
CN110400754A true CN110400754A (en) 2019-11-01
CN110400754B CN110400754B (en) 2022-03-08

Family

ID=68319826

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810381129.XA Active CN110400754B (en) 2018-04-25 2018-04-25 Method for manufacturing oxide semiconductor thin film transistor

Country Status (1)

Country Link
CN (1) CN110400754B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113451412A (en) * 2020-04-01 2021-09-28 重庆康佳光电技术研究院有限公司 TFT and manufacturing method thereof

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003037269A (en) * 2001-07-25 2003-02-07 Nec Kagoshima Ltd Manufacturing method for thin film transistor
CN103311130A (en) * 2013-05-14 2013-09-18 广州新视界光电科技有限公司 Amorphous metallic oxide film transistor and preparation method thereof
CN103700665A (en) * 2013-12-13 2014-04-02 京东方科技集团股份有限公司 Metal oxide thin film transistor array substrate and manufacturing method and display method thereof
CN103700710A (en) * 2013-12-30 2014-04-02 Tcl集团股份有限公司 IGZO (indium gallium zinc oxide) thin film transistor and preparing method thereof
CN102160105B (en) * 2008-09-19 2014-06-11 株式会社半导体能源研究所 Display device and manufacturing method of the same
CN101944485B (en) * 2009-07-03 2016-05-18 株式会社半导体能源研究所 The manufacture method of semiconductor device
CN105702742A (en) * 2016-02-25 2016-06-22 深圳市华星光电技术有限公司 Oxide film transistor and preparation method thereof
CN107302031A (en) * 2011-10-24 2017-10-27 株式会社半导体能源研究所 The manufacture method of semiconductor device and semiconductor device
CN107481934A (en) * 2016-12-27 2017-12-15 武汉华星光电技术有限公司 A kind of preparation method of thin film transistor (TFT)

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003037269A (en) * 2001-07-25 2003-02-07 Nec Kagoshima Ltd Manufacturing method for thin film transistor
CN102160105B (en) * 2008-09-19 2014-06-11 株式会社半导体能源研究所 Display device and manufacturing method of the same
CN101944485B (en) * 2009-07-03 2016-05-18 株式会社半导体能源研究所 The manufacture method of semiconductor device
CN107302031A (en) * 2011-10-24 2017-10-27 株式会社半导体能源研究所 The manufacture method of semiconductor device and semiconductor device
CN103311130A (en) * 2013-05-14 2013-09-18 广州新视界光电科技有限公司 Amorphous metallic oxide film transistor and preparation method thereof
CN103700665A (en) * 2013-12-13 2014-04-02 京东方科技集团股份有限公司 Metal oxide thin film transistor array substrate and manufacturing method and display method thereof
CN103700710A (en) * 2013-12-30 2014-04-02 Tcl集团股份有限公司 IGZO (indium gallium zinc oxide) thin film transistor and preparing method thereof
CN105702742A (en) * 2016-02-25 2016-06-22 深圳市华星光电技术有限公司 Oxide film transistor and preparation method thereof
CN107481934A (en) * 2016-12-27 2017-12-15 武汉华星光电技术有限公司 A kind of preparation method of thin film transistor (TFT)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113451412A (en) * 2020-04-01 2021-09-28 重庆康佳光电技术研究院有限公司 TFT and manufacturing method thereof
CN113451412B (en) * 2020-04-01 2023-08-29 重庆康佳光电科技有限公司 TFT and manufacturing method thereof

Also Published As

Publication number Publication date
CN110400754B (en) 2022-03-08

Similar Documents

Publication Publication Date Title
US9355838B2 (en) Oxide TFT and manufacturing method thereof
JP6134230B2 (en) Thin film transistor and display device
CN106158978B (en) Thin film transistor (TFT), array substrate and preparation method thereof
TW201248783A (en) Wiring structure and sputtering target
TWI473273B (en) Thin film transistor, pixel structure and method for fabricating the same
US20140110702A1 (en) Oxide Thin Film Transistor And Method For Manufacturing The Same, Array Substrate, And Display Apparatus
WO2018040608A1 (en) Oxide thin-film transistor and preparation method therefor, array substrate, and display device
KR20150038310A (en) Thin film transistor and display device
WO2013174108A1 (en) Thin film transistor, method for manufacturing same, and array substrate
CN107658345A (en) Oxide thin film transistor and preparation method thereof, array base palte and display device
CN105140271A (en) Thin-film transistor, manufacturing method of thin-film transistor and display device
CN106784014A (en) Thin film transistor (TFT) and preparation method thereof, display base plate, display device
US9159746B2 (en) Thin film transistor, manufacturing method thereof, array substrate and display device
KR101423907B1 (en) Oxide thin film transistor and method of manufacturing the same
TW201906175A (en) Thin film transistor
CN108735821A (en) A kind of praseodymium indium-zinc oxide thin film transistor (TFT) and preparation method thereof
CN107104151A (en) A kind of double grid electrode metal oxide thin-film transistor and preparation method thereof
CN107369719B (en) Oxide thin film transistor pure copper composite structure source-drain electrode and preparation method thereof
CN108538725A (en) Thin film transistor (TFT) and its manufacturing method
CN110400754A (en) A kind of manufacturing method of oxide semiconductor thin-film transistor
CN108847408A (en) A kind of manufacturing method and tft array substrate of tft array substrate
JP2016225505A (en) Thin film transistor, method of manufacturing the same, and sputtering target
WO2021134423A1 (en) Method for preparing thin film transistor
JP2017069585A (en) Thin film transistor including oxide semiconductor layer
US11289513B2 (en) Thin film transistor and method for fabricating the same, array substrate and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20200911

Address after: No.7 Tianyou Road, Qixia District, Nanjing City, Jiangsu Province

Applicant after: NANJING CEC PANDA FPD TECHNOLOGY Co.,Ltd.

Address before: Nanjing Crystal Valley Road in Qixia District of Nanjing City Tianyou 210033 Jiangsu province No. 7

Applicant before: NANJING CEC PANDA FPD TECHNOLOGY Co.,Ltd.

Applicant before: NANJING CEC PANDA LCD TECHNOLOGY Co.,Ltd.

Applicant before: Nanjing East China Electronic Information Technology Co.,Ltd.

CB02 Change of applicant information
CB02 Change of applicant information

Address after: No.7 Tianyou Road, Qixia District, Nanjing City, Jiangsu Province

Applicant after: Nanjing BOE Display Technology Co.,Ltd.

Address before: No.7 Tianyou Road, Qixia District, Nanjing City, Jiangsu Province

Applicant before: NANJING CEC PANDA FPD TECHNOLOGY Co.,Ltd.

GR01 Patent grant
GR01 Patent grant