CN110365315A - Integrated circuit and its drive signal generation circuit - Google Patents
Integrated circuit and its drive signal generation circuit Download PDFInfo
- Publication number
- CN110365315A CN110365315A CN201810315508.9A CN201810315508A CN110365315A CN 110365315 A CN110365315 A CN 110365315A CN 201810315508 A CN201810315508 A CN 201810315508A CN 110365315 A CN110365315 A CN 110365315A
- Authority
- CN
- China
- Prior art keywords
- signal
- circuit
- state switching
- driving
- switching points
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/011—Modifications of generator to compensate for variations in physical values, e.g. voltage, temperature
Abstract
The present invention provides a kind of integrated circuit and its drive signal generation circuit.Integrated circuit includes drive signal generation circuit.Drive signal generation circuit includes signal processing circuit, output driving circuit and thermal compensation signal generation circuit.Signal processing circuit carries out signal processing to first control signal to generate second control signal.Output driving circuit receives second control signal and thermal compensation signal, and according to thermal compensation signal to generate driving signal.Driving signal is for example to drive rotor.Thermal compensation signal generation circuit generates thermal compensation signal according to the first state switching points, the third state switching points of the second state switching points and driving signal and the 4th state switching points of first control signal.
Description
Technical field
The present invention relates to a kind of integrated circuit and its drive signal generation circuits, more particularly to a kind of avoidable driving letter
Number distortion integrated circuit and its drive signal generation circuit.
Background technique
In general, driving circuit is exported again after carrying out signal processing to control signal upon receiving the control signal to drive
The device of dynamic next stage.However, when either humidity changes environment temperature, or be because control signal turns
It changes, be e.g. lifted/voltage level etc. is reduced, it is likely to that the conducting waveform of control signal is caused to change, to make
At the distortion of control signal.
Summary of the invention
The present invention provides a kind of integrated circuit and drive signal generation circuit, the drive signal generation circuit of integrated circuit
It can avoid driving signal distortion, use and be stably driven with rotor.
Drive signal generation circuit of the invention includes that signal processing circuit, output driving circuit and thermal compensation signal generate
Circuit.Signal processing circuit receives first control signal, and carries out signal processing to first control signal to generate the second control
Signal processed.Output driving circuit is coupled to signal processing circuit.Output driving circuit receives second control signal and compensation letter
Number, and according to thermal compensation signal to generate driving signal.Thermal compensation signal generation circuit is coupled to signal processing circuit and output is driven
Dynamic circuit.Thermal compensation signal generation circuit when detecting between adjacent first state switching points of detection first control signal and second in section
State switching points, and detect the adjacent third state switching points and the 4th state switching points of driving signal.Thermal compensation signal generation circuit foundation
First state switching points, the second state switching points, third state switching points and the 4th state switching points generate thermal compensation signal.
Integrated circuit of the invention includes above-mentioned drive signal generation circuit.Drive signal generation circuit drives to generate
Dynamic signal, driving signal is to drive rotor.
Based on above-mentioned, drive signal generation circuit of the present invention receives first control signal, carries out letter to first control signal
Number processing to generate second control signal, and according to thermal compensation signal with adjust the phase of second control signal with generate driving letter
Number.And drive signal generation circuit is foundation first control signal and detects multiple state switching points of driving signal to generate benefit
Repay signal.In this way, which integrated circuit has the function of self-compensating mechanism, using believes the driving of drive signal generation circuit
It number can automatically adjust back and to be maintained at stable conducting waveform to avoid driving signal distortion.
To make the foregoing features and advantages of the present invention clearer and more comprehensible, special embodiment below, and it is detailed to cooperate attached drawing to make
Carefully it is described as follows.
Detailed description of the invention
Fig. 1 is the circuit diagram of integrated circuit shown by an embodiment according to the present invention.
Fig. 2A~Fig. 2 C is control signal shown by embodiment according to the present invention and the signal of the waveform of driving signal
Figure.
Fig. 3 A is the schematic diagram of output driving circuit shown by first embodiment according to the present invention.
Fig. 3 B is the schematic diagram of output driving circuit shown by the embodiment according to Fig. 3 A.
Fig. 4 A is the schematic diagram of output driving circuit shown by second embodiment according to the present invention.
Fig. 4 B is the schematic diagram of output driving circuit shown by 3rd embodiment according to the present invention.
Description of symbols
100: drive signal generation circuit；
120: signal processing circuit；
140,240,340: output driving circuit；
160: thermal compensation signal generation circuit；
142,242,342: output-stage circuit；
144: delay circuit；
1422: the first driving switch；
1424: the second driving switch；
244,344: ascending current source；
246,346: drop-out current source；
3422,3424: buffer；
AS: thermal compensation signal；
EG1~EG4: state switching points；
TA1, TA3: at the first time；
TA2, TA4: the second time；
' 4 x1, x2, y1~y3, y ' 3, z4, z: time；
T1, T2, T3: time interval；
CS1: first control signal；
CS2: second control signal；
DS: driving signal；
Rtr: rotor；
RGT: integrated circuit；
VB: reference voltage；
VS: ground voltage；
DCS, DCS1, DCS2: delayed control signal；
D1 (1)~D1 (m): the first delayer；
D2 (1)~D2 (n): the second delayer；
SW1 (0)~SW1 (m): first switch；
SW2 (0)~SW2 (n): second switch.
Specific embodiment
Referring to FIG. 1, Fig. 1 is the circuit diagram of integrated circuit shown by an embodiment according to the present invention.In this reality
It applies in example, integrated circuit RGT includes drive signal generation circuit 100.Drive signal generation circuit 100 is to generate driving signal
DS.Drive signal generation circuit 100 includes signal processing circuit 120, output driving circuit 140 and thermal compensation signal generation circuit
160.Signal processing circuit 120 is to receive first control signal CS1, and signal processing circuit 120 is to first control signal
CS1 carries out signal processing to generate second control signal CS2.In the present embodiment, signal processing circuit 120 can be for the first control
Signal CS1 processed carries out signal processing, and executes surging and eliminate at least one in operation and short-circuit protection operation.Output
Driving circuit 140 is coupled to signal processing circuit 120.Output driving circuit 140 receives second control signal CS2 and compensation letter
Number AS.Output driving circuit 140 can use generation drive according to thermal compensation signal AS by adjusting the phase of second control signal CS2
Dynamic signal DS.In the present embodiment, integrated circuit RGT can be for example regulator for vehicle, and generate driving signal DS to drive electricity
Feel the load (such as rotor R tr) of kenel.
In the present embodiment, thermal compensation signal generation circuit 160 is coupled to signal processing circuit 120 and output driving circuit
140.Thermal compensation signal generation circuit 160 detects first control signal CS1 and detects driving signal DS to generate thermal compensation signal AS.
Wherein, thermal compensation signal generation circuit 160 can when detecting between in section, detect adjacent first in first control signal CS1
State switching points and the second state switching points, and when detecting between in section, detect third state switching points adjacent in driving signal DS with
And the 4th state switching points.Above-mentioned the first state switching points and third state switching points can be the state switching points of same type, such as by low-voltage
Level transition to high-voltage level rising edge state switching points.The second above-mentioned state switching points can be identical class with the 4th state switching points
The state switching points of type, such as the state switching points of the falling edge by high-voltage level transition to low voltage level.
Thermal compensation signal generation circuit 160 simultaneously can be according to the length of time calculated between these state switching points, to generate thermal compensation signal
AS.For example, thermal compensation signal generation circuit 160 can be according to the length of time between the first state switching points and the second state switching points, Yi Ji
Length of time between three state switching points and the 4th state switching points, to generate thermal compensation signal AS.Alternatively, thermal compensation signal generation circuit 160
It can also be according between the length of time and the second state switching points and the 4th state switching points between the first state switching points and third state switching points
Length of time, to generate thermal compensation signal AS.
It further illustrates, please also refer to Fig. 1 and Fig. 2A, Fig. 2A is control shown by embodiment according to the present invention
The waveform diagram of signal processed and driving signal.In the present embodiment, thermal compensation signal generation circuit 160 can when detecting between area
Between in, detect the first state switching points EG1 in first control signal CS1 and the second transition adjacent to the first state switching points EG1
Point EG2.And thermal compensation signal generation circuit 160 is according to the time x1 that the first state switching points EG1 occurs and the second state switching points occur
Time x2 between time span calculate first time TA1=x2-x1, wherein first time TA1 be equal to first control signal
The positive pulsewidth length of CS1.Thermal compensation signal generation circuit 160 separately detects the third state switching points EG3 of driving signal DS and adjacent
In the 4th state switching points EG4 of third state switching points.Thermal compensation signal generation circuit 160 and according to occur third state switching points EG3 time
Time span between the time y2 of the 4th state switching points of y1 and generation calculates the second time TA2=y2-y1, wherein the second time
TA2 is equal to the positive pulsewidth length of driving signal DS.
In the present embodiment, thermal compensation signal generation circuit 160 can be by a sampling clock pulse come first control signal CS1's
It is sampled movement between first state switching points EG1 and the second state switching points, and generates the first count value of corresponding first time TA1
CA1.Also, thermal compensation signal generation circuit 160 can be by sampling clock pulse come in the third state switching points EG3 of driving signal DS and the
It is sampled movement between four state switching points EG4, and generates the second count value CA2 of corresponding second time TA2.
It holds and continues above-mentioned explanation, thermal compensation signal generation circuit 160 can be directed to the first count value CA1 and the second count value
CA2 carries out arithmetical operation, and generates thermal compensation signal AS according to the result of arithmetical operation.Specifically bright, thermal compensation signal generates
Circuit 160 can make the first count value CA1 and the second count value CA2 carry out subtraction, and obtained by subtraction
Difference, the difference between Lai get Zhi first control signal CS1 and driving signal DS, between the length of positive pulse.In this way, compensate
Signal generating circuit 160 can carry out needle according to the difference between the length of the positive pulse of first control signal CS1 and driving signal DS
To the adjustment movement that the state switching points of second control signal CS2 are retarded or advanced, and uses and generate thermal compensation signal AS.
In an alternative embodiment of the invention, thermal compensation signal generation circuit 160 calculates in first control signal CS1, occurs the
In the time x1 and driving signal DS of one state switching points EG1, the time span between the time y1 of third state switching points EG3 occurs, and
It uses and calculates first time TA3=y1-x1.Also, thermal compensation signal generation circuit 160 calculates in first control signal CS1, hair
In the time x2 and driving signal DS of raw second state switching points EG2, the time span between the time y2 of the 4th state switching points occurs, and
It uses and calculates the second time TA4=y2-x2.Also, thermal compensation signal generation circuit 160 can be by calculating at the first time
The difference of TA3 and the second time TA4, to know the positive pulse degree of repaying between first control signal CS1 and driving signal DS
Difference.In this way, thermal compensation signal generation circuit 160 can be according to the difference of first time TA3 and the second time TA4, to be directed to
Two control signal CS2 are adjusted, and are used and generated thermal compensation signal AS.
In embodiments of the present invention, thermal compensation signal generation circuit 160 can come according to sampling clock pulse in first control signal CS1
The first state switching points EG1 and driving signal DS third state switching points EG3 between be sampled, and it is corresponding at the first time to use acquisition
The first count value CA3 of TA3, and according to sampling clock pulse first control signal CS1 the second state switching points EG2 and driving signal DS
The 4th state switching points EG4 between be sampled to obtain the second count value CA4 of corresponding second time TA4.In this way, by calculating the
Difference between one count value CA3 and the second count value CA4, thermal compensation signal generation circuit 160 would know that first control signal CS1
With the difference between the positive pulse width of driving signal DS, also therefore, thermal compensation signal generation circuit 160 can be according to the first count value
Difference between CA3 and the second count value CA4, by adjusting the state switching points of second control signal CS2, to generate thermal compensation signal
AS。
On the other hand, when thermal compensation signal generation circuit 160 is judging first control signal CS1 and driving signal DS just
When pulsewidth length is identical, thermal compensation signal generation circuit 160 can direct basis second control signal CS2 generate thermal compensation signal AS,
Movement is adjusted not for the phase of second control signal CS2.That is, the time span in the second time is equal to the
In the case where the time span of one time, thermal compensation signal AS is substantially identical signal with second control signal CS2.
About above-mentioned sampling action, wherein the frequency values and drive signal generation circuit 100 of set sampling clock pulse
Adjustment precision have correlation.For example, if the frequency of sampling clock pulse is 5MHz, and the timing of first control signal CS1
Pulsewidth degree is 4 milliseconds, then when the Adjustment precision of drive signal generation circuit 100 can achieve the first of first control signal CS1
Between 0.005%.It is noted that the frequency values of sampling clock pulse can be selected according to the demand of the precision of time span calculating
It selects, is not particularly limited.
It please also refer to Fig. 1, Fig. 2 B and Fig. 2 C, Fig. 2 B and Fig. 2 C be according to the present invention shown by different embodiments
Control the waveform diagram of signal and driving signal.In fig. 2b, thermal compensation signal generation circuit 160 when detecting between section T1
When judging that the positive pulse wave length of first control signal CS1 is less than the positive pulse wave length of driving signal DS, when being controlled by delay
Between section T2 signal processing, thermal compensation signal generation circuit 160 can generate thermal compensation signal according to above-mentioned judging result
AS.And in compensation time interval T3, by adjusting the time of the state switching points of the rising edge of driving signal DS, by the original time
Y3 is adjusted to time y ' 3, and reduces the positive pulse wave length of driving signal DS whereby.And make the positive pulse wave length of driving signal DS can
It is substantially the same with the positive pulse wave length of first control signal CS1.
In fig. 2 c, thermal compensation signal generation circuit 160 when detecting between section T1 judging first control signal CS1 just
When pulse wave length is greater than the positive pulse wave length of driving signal DS, by the signal processing of delay control time interval T2, mend
Thermal compensation signal AS can be generated according to above-mentioned judging result by repaying signal generating circuit 160.And in compensation time interval T3, lead to
It the time for crossing the state switching points of the falling edge of adjustment driving signal DS, is adjusted by original time z4 to time z ' 4, and increase whereby
The positive pulse wave length of driving signal DS.And make the positive pulse wave length of driving signal DS can be with the positive pulse wave of first control signal CS1
Length is substantially the same.
Please refer to Fig. 3 A below, Fig. 3 A is the schematic diagram of output driving circuit shown by an embodiment according to the present invention.
In the present embodiment, output driving circuit 140 includes output-stage circuit 142 and delay circuit 144.Delay circuit 144 receives
Second control signal CS2, and the phase according to thermal compensation signal AS adjustment second control signal CS2 is to generate delayed control signal
DCS.Delayed control signal DCS is simultaneously transmitted to output-stage circuit 142 by delay circuit 144.Output-stage circuit 142 receives delay control
Signal DCS processed and according to delayed control signal DCS to generate driving signal DS.
About the details of operation of output driving circuit 140, Fig. 3 B is please referred to, Fig. 3 B is shown by the embodiment according to Fig. 3 A
Output driving circuit 140 schematic diagram.Output-stage circuit 142 includes the first driving switch 1422 and the second driving switch
1424.Delay circuit 144 is coupled between output-stage circuit 142 and the signal processing circuit 120 of Fig. 1.First driving switch
1422 first end is coupled to reference voltage VB.The second end of first driving switch 1422 is coupled to the second driving switch 1424
First end.The second end of second driving switch 1424 is coupled to ground voltage VS.
In the present embodiment, the first driving switch 1422 and the second driving switch 1424 are respectively to determine driving signal
The time of origin of the state switching points of the state switching points and falling edge of the rising edge of DS.Therefore, by adjusting the first delayed control signal
The enable time of DCS1 and the second delayed control signal DCS2 can carry out the phase adjustment movement of driving signal DS.
In addition, delay circuit 144 includes the first delayer D1 (1)~D1 (m), the second delayer D2 (1)~D2 (n), the
One switch SW1 (0)~SW1 (m) and second switch SW2 (0)~SW2 (n).First delayer D1 (1)~D1 (m) sequentially connects
Coupling, and be coupled between output-stage circuit 142 and signal processing circuit 120.The input terminal of first delayer D1 (1) is coupled to
The input terminal of delay circuit 144, and receive second control signal CS2.The output end of first delayer D1 (m) is coupled to the first drive
The control terminal of dynamic switch 1422, and to export the first delayed control signal DCS1.Second delayer D2 (1)~D2 (n) is sequentially
Coupled in series, and be coupled between output-stage circuit 142 and signal processing circuit 120.The input terminal coupling of second delayer D2 (1)
It is connected to the input terminal of delay circuit 144, and receives second control signal CS2.The output end of second delayer D2 (n) is coupled to
The control terminal of two driving switch 1424, and to export the second delayed control signal DCS2.
On the other hand, first switch SW1 (0) is coupled in the input terminal of the first delayer D1 (1) and the first driving is opened
Between closing 1422 control terminal, and first switch SW1 (1)~SW1 (m) is then serially connected in the first delayer D1 (1)~D1 (m) respectively
Between the control terminal of input terminal and the first driving switch 1422.Second switch SW2 (0) is coupled in the defeated of the second delayer D2 (1)
Between the control terminal for entering end and the second driving switch 1424, and second switch SW2 (1)~SW2 (n) is then serially connected in second respectively and prolongs
Between the slow input terminal of device D2 (1)~D2 (n) and the control terminal of the second driving switch 1424.First switch SW1 (0)~SW1 (m)
And second switch SW2 (0)~SW2 (n) is switched on or is disconnected according to thermal compensation signal AS.
In the present embodiment, the first delayer D1 (1)~D1 (m) and the second delayer D2 (1)~D2 (n) quantity can be with
Identical or not identical, first switch SW1 (0)~SW1 (m) and second switch SW2 (0)~SW2 (n) quantity can also be identical
Or it is not identical.In addition, each first delayer D1 (1)~D1 (m) and the second delayer D2 (1)~D2 (n) can provide it is identical
Time delay.
About the movement details of output driving circuit 140, carried out to the state switching points of the rising edge for driving signal DS
Adjustment one of can be selected in first switch SW1 (1)~SW1 (m) according to thermal compensation signal AS (to choose first switch
SW1 (1) is example) with conducting, and it is disconnected not selected first switch SW1 (0), SW1 (2)~SW1 (m).Such one
Come, output driving circuit 140 can postpone mono- time delay of second control signal CS2 by the first delayer D1 (1) to produce
Raw first delayed control signal DCS1.Here, output driving circuit 140 can lead to if selection first switch SW1 (3) is to be connected
It crosses the first delayer D1 (1)~D1 (3) and generates the first delay control letter to postpone tri- time delays of second control signal CS2
Number DCS1.
In addition, conducting first may be selected if not needing to be adjusted for the state switching points of the rising edge of driving signal DS
Switch SW1 (0).
On the other hand, it is adjusted to the state switching points of the falling edge for driving signal DS, it can be according to thermal compensation signal
AS one of selects in second switch SW2 (1)~SW2 (n) (choose second switch SW2 (1) for example) to be connected,
And it is disconnected not selected second switch SW2 (0), SW2 (2)~SW2 (n).In this way, which output driving circuit 140 can
The second delayed control signal is generated by the second delayer D2 (1) to postpone mono- time delay of second control signal CS2
DCS2.Here, if selection second switch SW2 (3) be connected, output driving circuit 140 can by the second delayer D2 (1)~
D2 (3) generates the second delayed control signal DCS2 to postpone tri- time delays of second control signal CS2.
In addition, conducting second may be selected if not needing to be adjusted for the state switching points of the falling edge of driving signal DS
Switch SW2 (0).
Please referring to Fig. 4 A and Fig. 4 B, Fig. 4 A and Fig. 4 B below is output driving electricity shown according to an embodiment of the present invention
The schematic diagram of the different embodiments on road.In Figure 4 A, output driving circuit 240 includes output-stage circuit 242 and current source
(including ascending current source 244 and drop-out current source 246).Output-stage circuit 242 is to generate driving signal DS.The present embodiment
Output-stage circuit 242 can be by one or more be serially connected the buffer of coupling come construction, buffer therein can also
To be phase inverter.Ascending current source 244 and drop-out current source 246 can pass through current source well-known to those skilled in the art
Circuit carrys out construction.Ascending current source 244 is coupled between output-stage circuit 242 and reference voltage VB.Drop-out current source 246 couples
Between output-stage circuit 242 and ground voltage VS.Ascending current source 244 and drop-out current source 246 receive thermal compensation signal AS, use
To control the phase of driving signal DS according to thermal compensation signal AS.For example, ascending current source 244 can be according to thermal compensation signal AS
Increase or decrease the current value in ascending current source 244, use further state switching points of adjustment driving signal DS rising edge when
Between.Separately for example, drop-out current source 246 can increase or decrease the current value in drop-out current source 246 according to thermal compensation signal AS,
Use the time for shortening the state switching points of driving signal DS falling edge.
In addition, in figure 4b, unlike Fig. 4 A, the output-stage circuit of the output driving circuit 340 of present embodiment
342 include buffer 3422,3424.Buffer 3422 receives second control signal CS2.The output end of buffer 3422 is coupled to
The input terminal of buffer 3424.Ascending current source 344 is coupled between buffer 3422 and reference voltage VB.Drop-out current source
346 are coupled between buffer 3424 and ground voltage VS.Buffer 3424 is then to generate driving signal DS.For example,
Ascending current source 344 can adjust the current value in ascending current source 344 according to thermal compensation signal AS, use adjustment 3422 institute of buffer
The time of the state switching points of the rising edge of the driving signal DS of output.Then, drop-out current source 346 can be adjusted according to thermal compensation signal AS
The current value in whole drop-out current source 346 uses the state switching points of the falling edge for the driving signal DS that adjustment buffer 3424 is exported
Time.
In conclusion drive signal generation circuit of the invention is by the received first control signal of detection institute and institute
The pulse bandwidth difference of the driving signal of output, and driving signal is compensated accordingly.In this way, which integrated circuit has certainly
The function of my compensation mechanism, using enables the driving signal of drive signal generation circuit to be automatically adjusted the fixed wave that stabilizes
Shape avoids driving signal from being distorted.
Although the present invention is disclosed as above with embodiment, however, it is not to limit the invention, any technical field
Middle technical staff, without departing from the spirit and scope of the present invention, when can make a little change and retouching, therefore protection of the invention
Range is subject to view as defined in claim.
Claims (12)
1. a kind of drive signal generation circuit characterized by comprising
Signal processing circuit receives first control signal, and carries out signal processing to the first control signal to generate the
Two control signals；
Output driving circuit is coupled to the signal processing circuit, receives the second control signal and thermal compensation signal, and according to
According to the thermal compensation signal to generate driving signal；And
Thermal compensation signal generation circuit is coupled to the signal processing circuit and the output driving circuit, when detecting between area
Between in, detect the first control signal adjacent the first state switching points and the second state switching points, it is adjacent to detect the driving signal
Third state switching points and the 4th state switching points, and according to first state switching points, second state switching points, the third state switching points
And the 4th state switching points generate the thermal compensation signal.
2. drive signal generation circuit according to claim 1, wherein the output driving circuit is according to the compensation
Signal adjusts the phase of the second control signal to generate the driving signal, wherein first state switching points are the first control
The rising edge of signal, wherein second state switching points are the falling edges of first control signal, wherein the third state switching points are institutes
The rising edge of driving signal is stated, wherein the 4th state switching points are the falling edges of the driving signal.
3. drive signal generation circuit according to claim 2, wherein the thermal compensation signal generation circuit calculates described the
First time between one state switching points and second state switching points, and calculate between the third state switching points and the 4th state switching points
Second time, and according to the first time and second time to generate the thermal compensation signal.
4. drive signal generation circuit according to claim 3, wherein when the thermal compensation signal generation circuit is according to sampling
Arteries and veins and at the first time to obtain the first count value, according to the sampling clock pulse and the second time to obtain the second count value,
And subtraction is carried out to obtain operation result, according to the operation to first count value and second count value
As a result the thermal compensation signal is provided.
5. drive signal generation circuit according to claim 2, wherein the thermal compensation signal generation circuit calculates described the
First time between one state switching points and the third state switching points, and calculate between second state switching points and the 4th state switching points
Second time, and according to the first time and second time to generate the thermal compensation signal.
6. drive signal generation circuit according to claim 1, wherein the output driving circuit includes:
Output-stage circuit, the first driving switch and the second driving switch including coupled in series, to generate the driving letter
Number；And
Delay circuit is coupled between the output-stage circuit and the signal processing circuit, is adjusted according to the thermal compensation signal
The phase of the second control signal to generate delayed control signal,
Wherein the delayed control signal is to drive first driving switch and second driving switch to generate
State driving signal.
7. drive signal generation circuit according to claim 6, wherein the delay circuit includes:
Multiple first delayers, are coupled between the output-stage circuit and the signal processing circuit, the multiple first delay
Device is serially connected coupling；
Multiple first switches are respectively coupled between the output end and the output-stage circuit of the multiple first delayer；
Multiple second delayers, are coupled between the output-stage circuit and the signal processing circuit, the multiple second delay
Device is serially connected coupling；And
Multiple second switches are respectively coupled between the output end and the output-stage circuit of the multiple second delayer.
8. drive signal generation circuit according to claim 7, wherein when the multiple first delayer provides identical
Between postpone, wherein the multiple second delayer provides identical time delay, wherein the multiple first switch wherein it
One is switched on according to the thermal compensation signal, wherein one of the multiple second switch according to the thermal compensation signal and by
Conducting.
9. drive signal generation circuit according to claim 1, wherein the output driving circuit includes:
Output-stage circuit receives the second control signal to generate the driving signal；And
Current source is coupled between the output-stage circuit and the path of supply voltage,
Wherein phase of the current source to control the driving signal.
10. drive signal generation circuit according to claim 9, wherein the current source includes:
Ascending current source is coupled between the output-stage circuit and reference voltage, receives the thermal compensation signal, to according to described in
The time point of the rising edge of driving signal described in compensation signal control；And
Drop-out current source is coupled between the output-stage circuit and ground voltage, receives the thermal compensation signal, to according to described in
The time point of the falling edge of driving signal described in compensation signal control.
11. drive signal generation circuit according to claim 1, wherein the signal processing is to the first control letter
Number carry out surging eliminate operation and short-circuit protection operation at least one.
12. a kind of integrated circuit characterized by comprising
According to claim 1 to any one of 11 drive signal generation circuit,
Wherein the drive signal generation circuit is to generate the driving signal, and the driving signal is to drive rotor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810315508.9A CN110365315A (en) | 2018-04-10 | 2018-04-10 | Integrated circuit and its drive signal generation circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810315508.9A CN110365315A (en) | 2018-04-10 | 2018-04-10 | Integrated circuit and its drive signal generation circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110365315A true CN110365315A (en) | 2019-10-22 |
Family
ID=68213083
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810315508.9A Pending CN110365315A (en) | 2018-04-10 | 2018-04-10 | Integrated circuit and its drive signal generation circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110365315A (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW201340064A (en) * | 2012-03-30 | 2013-10-01 | Innocom Tech Shenzhen Co Ltd | Image display systems and display panels |
| US20140062558A1 (en) * | 2012-08-31 | 2014-03-06 | Denso Corporation | Current mode controlled power converter |
| CN104935280A (en) * | 2014-03-19 | 2015-09-23 | 联咏科技股份有限公司 | Operational amplifier and driving circuit thereof |
-
2018
- 2018-04-10 CN CN201810315508.9A patent/CN110365315A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW201340064A (en) * | 2012-03-30 | 2013-10-01 | Innocom Tech Shenzhen Co Ltd | Image display systems and display panels |
| US20140062558A1 (en) * | 2012-08-31 | 2014-03-06 | Denso Corporation | Current mode controlled power converter |
| CN104935280A (en) * | 2014-03-19 | 2015-09-23 | 联咏科技股份有限公司 | Operational amplifier and driving circuit thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106023877B (en) | Common electrical voltage regulator circuit, method, display panel and device | |
| CN105488496A (en) | Fingerprint detection circuit, fingerprint detection method and electronic device | |
| US6578154B1 (en) | Clock duty cycle correction circuit which corrects an input clock by directly comparing the input clock with a reference clock generated by the output clock | |
| US11946971B2 (en) | Power circuit and testing device | |
| CN110365315A (en) | Integrated circuit and its drive signal generation circuit | |
| CN101325408A (en) | Circuit for generating triangular wave | |
| CN106556724B (en) | Ammeter clock correcting method | |
| US7120839B2 (en) | High-accuracy continuous duty-cycle correction circuit | |
| CN111736049A (en) | Generator for simulating partial discharge signal | |
| CN107276566A (en) | Annular oscillation circuit | |
| CN101682323B (en) | Analog input device | |
| CN110829807B (en) | THD compensation circuit, system and method | |
| US20090268778A1 (en) | Temperature detector and the method using the same | |
| CN106208707A (en) | Power supply changeover device and switch control unit therein | |
| US9887693B2 (en) | Clock selection circuit and power supply device equipped with the same | |
| US11888487B2 (en) | Phase interpolation device and multi-phase clock generation device | |
| KR20140129653A (en) | Delay adjustment circuit of Switching for Solid State Power Amplifier | |
| SU1767482A2 (en) | Temperature regulator | |
| CN214626941U (en) | Linear oblique transformation circuit | |
| CN1225086C (en) | Programmable voltage monitoring circuit | |
| JPH07273616A (en) | Chopper type comparator | |
| JP2015106810A (en) | Lamp type ad conversion processing unit | |
| TWI489743B (en) | Power source sampling apparatus and sampling method thereof | |
| CN117949778A (en) | Arc light ground fault simulation system based on MCU | |
| TWI511455B (en) | Output buffer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20191022 |
|
| WD01 | Invention patent application deemed withdrawn after publication |