CN110312084B - Multi-channel video processor and method for realizing watermark superposition based on processor - Google Patents

Multi-channel video processor and method for realizing watermark superposition based on processor Download PDF

Info

Publication number
CN110312084B
CN110312084B CN201910573087.4A CN201910573087A CN110312084B CN 110312084 B CN110312084 B CN 110312084B CN 201910573087 A CN201910573087 A CN 201910573087A CN 110312084 B CN110312084 B CN 110312084B
Authority
CN
China
Prior art keywords
module
video
board card
watermark
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910573087.4A
Other languages
Chinese (zh)
Other versions
CN110312084A (en
Inventor
汪彦刚
黄新俊
张开兵
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing Tuge Medical Technology Co ltd
Original Assignee
Nanjing Tuge Medical Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing Tuge Medical Technology Co ltd filed Critical Nanjing Tuge Medical Technology Co ltd
Priority to CN201910573087.4A priority Critical patent/CN110312084B/en
Publication of CN110312084A publication Critical patent/CN110312084A/en
Application granted granted Critical
Publication of CN110312084B publication Critical patent/CN110312084B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/222Studio circuitry; Studio devices; Studio equipment
    • H04N5/262Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/222Studio circuitry; Studio devices; Studio equipment
    • H04N5/262Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
    • H04N5/268Signal distribution or switching
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/44504Circuit details of the additional information generator, e.g. details of the character or graphics signal generator, overlay mixing circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/76Television signal recording
    • H04N5/91Television signal processing therefor
    • H04N5/913Television signal processing therefor for scrambling ; for copy protection
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/76Television signal recording
    • H04N5/91Television signal processing therefor
    • H04N5/913Television signal processing therefor for scrambling ; for copy protection
    • H04N2005/91307Television signal processing therefor for scrambling ; for copy protection by adding a copy protection signal to the video signal
    • H04N2005/91335Television signal processing therefor for scrambling ; for copy protection by adding a copy protection signal to the video signal the copy protection signal being a watermark

Abstract

The invention relates to a multi-path video processor which comprises a switching board card, a plurality of input board cards, a plurality of output board cards and a control board card, wherein the plurality of input board cards and the plurality of output board cards are connected to the switching board card, the control board card is connected with the plurality of input board cards, the plurality of output board cards and the switching board card through a control bus and used for controlling the board cards to send commands to the input board cards, the output board cards and the switching board card, and the control board card is connected with the switching board card through a high-speed video interface and used for outputting one path of video to the switching board card as an input signal. The multi-channel video processor of the invention superposes the watermark by the output, the device controls the OSD content, the device adopts software control, can be modified at any time, and the processor architecture does not need to be redesigned. The complexity of the processor is reduced, and the synchronous OSD function can be better.

Description

Multi-channel video processor and method for realizing watermark superposition based on processor
Technical Field
The invention relates to the technical field of processors, in particular to a method for realizing watermark superposition by a multi-channel video processor.
Background
The multi-channel video processor is a professional video processing and control device, and has the main functions of dividing or splicing one or more channels of video signals and outputting the video signals to a plurality of display terminals, and completing the splicing of a plurality of display screens to form a complete image. Usually, a high-capacity high-speed FPGA array and a high-speed digital bus exchange technology architecture are adopted, and a full-digital hardware design concept is combined, so that low delay, high reliability and no frame loss are achieved, but due to the architecture, an OSD watermark function is introduced in the later stage, and the modification workload and the cost are high.
Disclosure of Invention
The technical problem to be solved by the invention is to provide a method for realizing watermark superposition by a multi-channel video processor.
In order to solve the technical problems, the technical scheme of the invention is as follows: the invention provides a multi-channel video processor, which is characterized in that: including switching integrated circuit board, several input integrated circuit board, several output integrated circuit board and control integrated circuit board, the input integrated circuit board is used for unifying the analytic processing into video data with the video, the compatible HDMI, SDI and VGA input interface of input integrated circuit board, the output integrated circuit board is used for handling video data and exporting, the switching integrated circuit board is according to the instruction connection several that the control integrated circuit board set up input integrated circuit board and several for pass the video data of input integrated circuit board to the output integrated circuit board through the switching integrated circuit board, the control integrated circuit board all links to each other through control bus with several input integrated circuit board, several output integrated circuit board and switching integrated circuit board, is used for the control integrated circuit board to send the instruction for input integrated circuit board, output integrated circuit board and switching integrated circuit board and sets up the information of watermark data respectively, switches the information of integrated circuit board card and output integrated circuit board and tailors video data or watermark data with the output integrated circuit board, And the control board card is connected with the switching board card through a high-speed video interface and is used for outputting watermark data to the switching board card as an input signal.
Further, the output board card comprises a frame receiving video module, a frame receiving watermarking module, a video clipping module, a video scaling module, a watermarking clipping module, a watermarking scaling module, an overlaying module and an output module, wherein the frame receiving video module receives video data transmitted by the switching board card, and the frame receiving watermarking module receives watermarking data transmitted by the control board card and the switching board card; the frame receiving video module, the video cutting module and the video zooming module are sequentially connected, and the video cutting module and the video zooming module are used for cutting and zooming the video size through the setting of the control board card; the frame receiving and watermarking module, the watermarking cutting module and the watermarking zooming module are sequentially connected, the watermarking cutting module and the watermarking zooming module are used for cutting and zooming the size of the watermark through the setting of the control board card, the video zooming module and the watermarking zooming module are both connected with the overlaying module and are used for overlaying the video and the watermark according to the setting of the control board card, and the overlaying module is further connected with the output module.
Further, the high-speed video interface is an LVDS or BT1120 video interface integrated inside the control board card.
Further, a high-speed switching chip is arranged in the switching board card, and the type of the high-speed switching chip is M21121, M21131 or M21151.
In order to solve the above technical problems, the technical solution of the present invention further provides a method for implementing watermark superposition, which has the following innovation points: the method specifically comprises the following steps:
(1) the control board card sets information of watermark signals on the input board card, the output board card and the switching board card through a control bus, sets information for connecting the input board card and the output board card on the switching board card, and sets information for cutting, scaling and superposing video data or watermark data on the output board card;
(2) the control board card processes the watermark signal into RGB data by searching a word stock;
(3) the control board card fills the RGB data generated in the step (2) into a cache area of an internally integrated high-speed video interface, and the high-speed video interface of the control board card outputs the RGB data generated by the watermark to the switching board card;
(4) according to the setting of the watermark signal information, the switching board card outputs the watermark to the output board card to generate RGB data;
(5) the multi-channel video information based on the input board cards is transmitted to the output board cards through the switching board cards, and the output of each output board card is provided with video data transmitted by the input board cards and watermark data transmitted by the control board cards;
(6) when video data of the input board card is transmitted to the output board card through the switching board card, the video data firstly enter a frame receiving video module of the output board card, and after one frame of data is received, the video data sequentially enter a video cutting module and a video zooming module to cut and zoom videos according to the setting of the control board card;
(7) when the watermark data of the control board card is transmitted to the output board card, the frame entering the watermark receives the watermark module, and after the frame data is received, the frame entering the watermark cutting module and the watermark zooming module sequentially cuts and zooms the watermark according to the setting of the control board card;
(8) the video data processed by the video zooming module and the watermark data processed by the watermark zooming module both enter the superposition module to superpose and synthesize graphs;
(9) after the graphs are synthesized, the output of the output module is used for realizing the superposition of the watermarks.
Further, the control board in the step (1) sets information of the watermark signal of the control board including a watermark position, watermark transparency and watermark background color through the control bus.
Further, the output module in the step (9) outputs through DP or HDMI or SDI.
Compared with the prior art, the invention has the following beneficial effects:
the multi-channel video processor of the invention superposes the watermark by the output, the device controls the OSD content, the device adopts software control, can be modified at any time, and the processor architecture does not need to be redesigned. The complexity of the processor is reduced, and the synchronous OSD function can be better.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings needed to be used in the embodiments are briefly described below, and it is obvious that the drawings in the following description are only some embodiments described in the present invention, and it is obvious for those skilled in the art that other drawings can be obtained according to these drawings without creative efforts. Fig. 1 is a detailed block diagram of a multi-channel video processor according to the present invention.
Fig. 2 is a system configuration diagram of the output board card in fig. 1.
Fig. 3 is a schematic diagram of setting watermark signal information by the control board card.
Fig. 4 is a diagram of an implementation result of a method for implementing watermark superposition according to the present invention.
Detailed Description
The technical solution of the present invention will be clearly and completely described by the following detailed description.
The invention provides a multi-path video processor which is structurally shown in figure 1 and comprises a switching board card, a plurality of input board cards, a plurality of output board cards and a control board card, wherein the plurality of input board cards are respectively an input board card 1, an input board card 2 and an input board card 3 and … …, the plurality of output board cards are respectively an output board card 1, an output board card 2 and an output board card 3 and … …, the input board card is used for analyzing and processing videos into video data uniformly, the input board card is compatible with HDMI, SDI and VGA input interfaces, the output board card is used for processing and outputting video data, the switching board card is used for connecting the plurality of input board cards and the plurality of output board cards according to instructions set by the control board card and transmitting the video data of the input board card to the output board cards through the switching board card, and the control board card is connected with the plurality of input board cards, the plurality of output board cards and the switching board cards through a control bus, the switching board card is connected with the control board card through a high-speed video interface and is used for outputting the watermark data to the switching board card as an input signal, wherein the high-speed video interface is an LVDS or BT1120 video interface integrated in the control board card, a high-speed switching chip is arranged in the switching board card, and the type of the high-speed switching chip is M21121, M21131 or M21151.
The output board card comprises a frame receiving video module, a frame receiving watermarking module, a video clipping module, a video scaling module, a watermarking clipping module, a watermarking scaling module, a superposition module and an output module, the specific structure is shown in figure 2, the frame receiving video module receives video data transmitted by the switch board card, and the frame receiving watermarking module receives watermarking data transmitted by the control board card and the switch board card; the frame receiving video module, the video cutting module and the video zooming module are sequentially connected, and the video cutting module and the video zooming module are used for cutting and zooming the video size through the setting of the control board card; the frame receiving watermarking module, the watermarking cutting module and the watermarking zooming module are sequentially connected, the watermarking cutting module and the watermarking zooming module are used for cutting and zooming the size of the watermark through the setting of the control board card, the video zooming module and the watermarking zooming module are both connected with the overlaying module and are used for overlaying the video and the watermark according to the setting of the control board card, and the overlaying module is also connected with the output module.
The invention also provides a method for realizing the watermark superposition, which comprises the following steps:
(1) the control board card sets information of watermark signals on the input board card, the output board card and the switching board card through a control bus, sets information for connecting the input board card and the output board card on the switching board card, and sets information for cutting, scaling and superposing video data or watermark data on the output board card; as shown in fig. 3, the control board sets information of the watermark signal of the control board via the control bus, including a watermark position, a watermark transparency, and a watermark background color.
(2) The control board card processes the watermark signal into RGB data by searching a word stock;
(3) the control board card fills the RGB data generated in the step (2) into a cache area of an internally integrated high-speed video interface, and the high-speed video interface of the control board card outputs the RGB data generated by the watermark to the switching board card;
(4) according to the setting of the watermark signal information, the switching board card outputs the watermark to the output board card to generate RGB data;
(5) the multi-channel video information based on the input board cards is transmitted to the output board cards through the switching board cards, and the output of each output board card is provided with video data transmitted by the input board cards and watermark data transmitted by the control board cards;
(6) when video data of the input board card is transmitted to the output board card through the switching board card, the video data firstly enter a frame receiving video module of the output board card, and after one frame of data is received, the video data sequentially enter a video cutting module and a video zooming module to cut and zoom videos according to the setting of the control board card;
(7) when the watermark data of the control board card is transmitted to the output board card, the frame entering the watermark receives the watermark module, and after the frame data is received, the frame entering the watermark cutting module and the watermark zooming module sequentially cuts and zooms the watermark according to the setting of the control board card;
(8) the video data processed by the video zooming module and the watermark data processed by the watermark zooming module both enter the superposition module to superpose and synthesize graphs;
(9) after the graphics are synthesized, the output module outputs the graphics to realize the superposition of the watermarks, wherein the output module outputs the graphics through DP or HDMI or SDI.
According to the invention, the caption with the watermark pattern being 'welcome' is displayed in the center of the large screen spliced by the four display screens according to the steps, as shown in figure 4, and the color of the caption after the watermark is superimposed can be changed at will.
The above-mentioned embodiments are merely descriptions of the preferred embodiments of the present invention, and do not limit the concept and scope of the present invention, and various modifications and improvements made to the technical solutions of the present invention by those skilled in the art should fall into the protection scope of the present invention without departing from the design concept of the present invention, and the technical contents of the present invention as claimed are all described in the technical claims.

Claims (6)

1. A multi-channel video processor, comprising: including switching integrated circuit board, several input integrated circuit board, several output integrated circuit board and control integrated circuit board, the input integrated circuit board is used for unifying the analytic processing into video data with the video, the compatible HDMI, SDI and VGA input interface of input integrated circuit board, the output integrated circuit board is used for handling video data and exporting, the switching integrated circuit board is according to the instruction connection several that the control integrated circuit board set up input integrated circuit board and several for pass the video data of input integrated circuit board to the output integrated circuit board through the switching integrated circuit board, the control integrated circuit board all links to each other through control bus with several input integrated circuit board, several output integrated circuit board and switching integrated circuit board, is used for the control integrated circuit board to send the instruction for input integrated circuit board, output integrated circuit board and switching integrated circuit board and sets up the information of watermark data respectively, switches the information of integrated circuit board card and output integrated circuit board and tailors video data or watermark data with the output integrated circuit board, The control board card is also connected with the switching board card through a high-speed video interface and is used for outputting watermark data to the switching board card as an input signal;
the multi-channel video processor realizes the following steps of watermark superposition:
(1) the control board card sets information of watermark signals on the input board card, the output board card and the switching board card through a control bus, sets information for connecting the input board card and the output board card on the switching board card, and sets information for cutting, scaling and superposing video data or watermark data on the output board card;
(2) the control board card processes the watermark signal into RGB data by searching a word stock;
(3) the control board card fills the RGB data generated in the step (2) into a cache area of an internally integrated high-speed video interface, and the high-speed video interface of the control board card outputs the RGB data generated by the watermark to the switching board card;
(4) according to the setting of the watermark signal information, the switching board card outputs RGB data generated by the watermark to the output board card;
(5) the multi-path video data based on the input board cards are transmitted to the output board cards through the switching board cards, and the output of each output board card is provided with the video data transmitted by the input board card and the watermark data transmitted by the control board card;
when the video data of the input board card is transmitted to the output board card through the switching board card, the video data firstly enters a frame receiving video module of the output board card, and after one frame of data is received, the video data sequentially enters a video cutting module and a video zooming module to cut and zoom the video according to the setting of the control board card;
when the watermark data of the control board card is transmitted to the output board card, the frame receiving watermark module is started, after the frame data is received, the frame receiving watermark module is started to enter the watermark cutting module and the watermark zooming module in sequence, and the cutting and the zooming of the watermark are carried out according to the setting of the control board card;
the video data processed by the video scaling module and the watermark data processed by the watermark scaling module both enter the superposition module to carry out superposition and synthesis of graphs;
after the graphs are synthesized, the output of the output module is used for realizing the superposition of the watermarks.
2. The multi-channel video processor of claim 1, wherein: the output board card comprises a frame receiving video module, a frame receiving watermark module, a video clipping module, a video scaling module, a watermark clipping module, a watermark scaling module, a superposition module and an output module, wherein the frame receiving video module receives video data transmitted by the switch board card, and the frame receiving watermark module receives watermark data transmitted by the switch board card; the frame receiving video module, the video cutting module and the video zooming module are sequentially connected, and the video cutting module and the video zooming module are used for cutting and zooming the video size through the setting of the control board card; the frame receiving and watermarking module, the watermarking cutting module and the watermarking zooming module are sequentially connected, the watermarking cutting module and the watermarking zooming module are used for cutting and zooming the size of the watermark through the setting of the control board card, the video zooming module and the watermarking zooming module are both connected with the overlaying module and are used for overlaying the video and the watermark according to the setting of the control board card, and the overlaying module is further connected with the output module.
3. The multi-channel video processor of claim 1, wherein: the high-speed video interface is an LVDS or BT1120 video interface integrated in the control board card.
4. The multi-channel video processor of claim 1, wherein: and a high-speed switching chip is arranged in the switching board card, and the type of the high-speed switching chip is M21121, M21131 or M21151.
5. The multi-channel video processor of claim 1, wherein: the information of the watermark signal set by the control board card through the control bus in the step (1) comprises a watermark position, watermark transparency and watermark background color.
6. The multi-channel video processor of claim 1, wherein: the output module outputs through DP or HDMI or SDI.
CN201910573087.4A 2019-06-28 2019-06-28 Multi-channel video processor and method for realizing watermark superposition based on processor Active CN110312084B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910573087.4A CN110312084B (en) 2019-06-28 2019-06-28 Multi-channel video processor and method for realizing watermark superposition based on processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910573087.4A CN110312084B (en) 2019-06-28 2019-06-28 Multi-channel video processor and method for realizing watermark superposition based on processor

Publications (2)

Publication Number Publication Date
CN110312084A CN110312084A (en) 2019-10-08
CN110312084B true CN110312084B (en) 2022-03-25

Family

ID=68078477

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910573087.4A Active CN110312084B (en) 2019-06-28 2019-06-28 Multi-channel video processor and method for realizing watermark superposition based on processor

Country Status (1)

Country Link
CN (1) CN110312084B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112637516A (en) * 2020-11-12 2021-04-09 深圳市奥拓电子股份有限公司 Multi-level data processing method and system for video windowing and/or roaming
CN112995561B (en) * 2021-05-10 2021-10-15 北京小鸟科技股份有限公司 Video matrix fast switching system, method and equipment

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5686974A (en) * 1995-06-21 1997-11-11 Sony Corporation Method of and apparatus for providing a high speed video switch
CN101547317A (en) * 2009-05-14 2009-09-30 武汉新宏博科技有限公司 Multi-path video frequency matrix soft switching system and method
CN101640768A (en) * 2008-07-30 2010-02-03 天津天地伟业数码科技有限公司 Multi-cannel OSD video superposition controller
CN104902282A (en) * 2015-06-04 2015-09-09 深圳市明日空间信息技术有限公司 Processing method and device for embedding watermark image into video frame
CN105721795A (en) * 2016-01-21 2016-06-29 西安诺瓦电子科技有限公司 Video matrix stitching device and switching bottom plate thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5686974A (en) * 1995-06-21 1997-11-11 Sony Corporation Method of and apparatus for providing a high speed video switch
CN101640768A (en) * 2008-07-30 2010-02-03 天津天地伟业数码科技有限公司 Multi-cannel OSD video superposition controller
CN101547317A (en) * 2009-05-14 2009-09-30 武汉新宏博科技有限公司 Multi-path video frequency matrix soft switching system and method
CN104902282A (en) * 2015-06-04 2015-09-09 深圳市明日空间信息技术有限公司 Processing method and device for embedding watermark image into video frame
CN105721795A (en) * 2016-01-21 2016-06-29 西安诺瓦电子科技有限公司 Video matrix stitching device and switching bottom plate thereof

Also Published As

Publication number Publication date
CN110312084A (en) 2019-10-08

Similar Documents

Publication Publication Date Title
CN106941617B (en) Video processing apparatus and multi-window screen display method
CN113014838B (en) Multi-format high-speed digital video fusion system based on FPGA
US5943064A (en) Apparatus for processing multiple types of graphics data for display
US5642498A (en) System for simultaneous display of multiple video windows on a display device
CN101963895B (en) Edge blending processor, system and superposition method
US20020130889A1 (en) System, method, and computer program product for real time transparency-based compositing
CN101697112B (en) Method and device for processing multi-screen splicing display
CN110312084B (en) Multi-channel video processor and method for realizing watermark superposition based on processor
CN103618869B (en) Many picture video joining methods and device
KR20070120054A (en) Video signal processing device and display
CN211184115U (en) Vehicle-mounted display control terminal with multi-channel video display function
CN101702305B (en) Method and device for converting, transmitting and processing multi-screen images
EP0752686B1 (en) Loopback video preview for a computer display
CN110581963B (en) V-BY-ONE signal conversion method and device and electronic equipment
CN112822438A (en) Real-time control multichannel video manager
CN112367537A (en) Video acquisition-splicing-display system based on ZYNQ
CN104601910B (en) A kind of full HD video processing circuits in four tunnels based on FPGA
CN111988552A (en) Image output control method and device and video processing equipment
CN111083394B (en) High-efficiency video splicing device and method
CN112312040B (en) Video processor and display system
CN113377313B (en) Multi-screen multiplexing display device and method
CN113132783B (en) Multi-machine shared multi-screen display control system and method
CN111935521B (en) LED display synchronous control array and LED display system
CN111464766B (en) Video processor and display system
CN215182980U (en) Double-screen display control circuit and equipment and spliced screen display control circuit and equipment

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant