CN110211547A - A kind of display panel, its driving method and display device - Google Patents
A kind of display panel, its driving method and display device Download PDFInfo
- Publication number
- CN110211547A CN110211547A CN201910480911.1A CN201910480911A CN110211547A CN 110211547 A CN110211547 A CN 110211547A CN 201910480911 A CN201910480911 A CN 201910480911A CN 110211547 A CN110211547 A CN 110211547A
- Authority
- CN
- China
- Prior art keywords
- data
- lines
- electrically connected
- voltage
- display panel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 22
- 239000003086 colorant Substances 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 description 17
- 238000010586 diagram Methods 0.000 description 13
- 239000004973 liquid crystal related substance Substances 0.000 description 9
- 239000003990 capacitor Substances 0.000 description 7
- 230000000694 effects Effects 0.000 description 5
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3275—Details of drivers for data electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
The invention discloses a kind of display panels, its driving method and display device, pass through setting and the one-to-one precharge control circuit of MUX signal input circuit, and the corresponding MUX signal input circuit of every a pair and precharge control circuit are electrically connected with the data line of identical preset quantity, in grid line sweep time section, while MUX signal input circuit loads data voltage to the first data line, precharge control circuit loads pre-charge voltage at least one the second data lines, when MUX signal input circuit successively loads data voltage to the second data line, second data line is due to being preloaded with pre-charge voltage, it therefore can be on the basis of the pixel charging time that the prior art provides, it is additional to increase the corresponding pixel charging time of the second data line.
Description
Technical Field
The invention relates to the technical field of display, in particular to a display panel, a driving method thereof and a display device.
Background
At present, a data driving chip in a display outputs a pixel voltage to a pixel unit through a data line. Because the number of data lines in the display is large, correspondingly, the number of pins needed by the data driving chip is large, so that the number of data transmission lines for transmitting data signals to each data line is large, and the display is not beneficial to realizing a narrow frame of the display. In order to realize a full-screen display, a MUX signal input circuit is arranged between a data driving chip and a data line in the related art by reducing the number of data transmission lines, and a currently common scheme is that the data driving chip can be connected with three sub-pixel units RGB through MUX (which can be called a 1:3MUX scheme), and the data driving chip can be connected with six sub-pixel units RGB through MUX (which can be called a 1:6MUX scheme), and the like, so that the number of data transmission lines can be greatly reduced, the size of the data driving chip can be reduced, and the size of a frame of a display can be reduced.
However, in the above schemes of 1:3MUX and 1:6MUX, due to the increase of the screen size and resolution, RC Loading of the display panel itself increases, and in addition, the increase of MUX shortens the on-time of MUX, which greatly reduces the charging time of liquid crystal capacitor, resulting in insufficient charging of liquid crystal capacitor, so the on-time of single MUX is less than the charging time required by liquid crystal capacitor, resulting in insufficient charging of pixel. And the larger n in the n-MUX, the more serious the problem of insufficient charge, for example, the pixel charge time is reduced to 1/3 of the Gate on time under the 3-MUX design, and the pixel charge time is reduced to 1/6 of the Gate on time under the 6-MUX design, which usually has a serious problem of insufficient charge, and affects the display quality of the display panel.
Disclosure of Invention
In view of the above, embodiments of the present invention provide a display panel, a driving method thereof and a display device, so as to solve the problem of insufficient charging of pixels in the conventional display product.
Accordingly, an embodiment of the present invention provides a display panel, including: a plurality of data lines, a plurality of MUX signal input circuits, a plurality of precharge control circuits and a data drive IC; the MUX signal input circuits correspond to the pre-charging control circuits one by one, each MUX signal input circuit is electrically connected with a preset number of data lines and the same signal output end of the data driving IC, and the pre-charging control circuits corresponding to the MUX signal input circuits are electrically connected with the same preset number of data lines; wherein,
the MUX signal input circuit is used for sequentially loading data voltages to all the electrically connected data lines through the same signal output end of the data drive IC in each row of grid line scanning time period; the data line for loading the data voltage for the first time in the grid line scanning time period is a first data line, and other data lines are second data lines;
the pre-charge control circuit is used for loading a pre-charge voltage to at least one second data line when the MUX signal input circuit loads a data voltage to the first data line.
Optionally, in a specific implementation, in the display panel provided in the embodiment of the present invention, the precharge control circuit is configured to apply a precharge voltage to all of the other second data lines while the MUX signal input circuit applies a data voltage to the first data line.
Optionally, in a specific implementation, in the display panel provided in the embodiment of the present invention, the display panel further includes: a plurality of first control signal lines, a plurality of second control signal lines, and a precharge signal line; each of the MUX signal input circuits includes: first switching transistors in one-to-one correspondence with the electrically connected data lines, gates of the first switching transistors being electrically connected to different ones of the first control signal lines, first poles being electrically connected to the corresponding data lines, and second poles being electrically connected to a same signal output terminal of the data driving IC;
the precharge control circuit includes: and the grid electrodes of the second switching transistors are electrically connected with different second control signal lines, the first poles of the second switching transistors are electrically connected with the corresponding data lines, and the second poles of the second switching transistors are electrically connected with the pre-charging lines.
Optionally, in a specific implementation, in the display panel provided in the embodiment of the present invention, the number of the first control signal lines is the same as the number of the second control signal lines.
Optionally, in a specific implementation manner, in the display panel provided in the embodiment of the present invention, the precharge line includes two sub precharge lines, and two adjacent data lines are electrically connected to different sub precharge lines through the corresponding second switching transistors.
Optionally, in a specific implementation, the display panel provided in the embodiment of the present invention further includes a plurality of sub-pixels arranged in an array and having different colors, where the color of each column of the sub-pixels is the same, and each of the data lines is electrically connected to a corresponding column of the sub-pixels;
each MUX signal input circuit is electrically connected with three data lines, the pre-charging control circuit corresponding to the MUX signal input circuit is electrically connected with the same three data lines, and colors of sub-pixel columns electrically connected with the three data lines are different.
Based on the same inventive concept, the embodiment of the invention further provides a display device, which comprises the display panel provided by the embodiment of the invention.
Based on the same inventive concept, an embodiment of the present invention further provides a driving method of a display panel, including:
the MUX signal input circuit loads data voltage to each electrically connected data line in sequence through the same signal output end of the data drive IC in each row of grid line scanning time period; the data line for loading the data voltage for the first time in the grid line scanning time period is a first data line, and other data lines are second data lines;
the precharge control circuit applies a precharge voltage to at least one of the second data lines while the MUX signal input circuit applies a data voltage to the first data line;
and when the MUX signal input circuit loads a data voltage to the second data line, the electric connection between the pre-charge control circuit and the data line is disconnected.
Optionally, in a specific implementation, in the driving method of the display panel provided in the embodiment of the present invention, a duration of the data driving IC applying the data voltage to the first data line is longer than a duration of the data driving IC applying the data voltage to the second data line.
Optionally, in a specific implementation, in the driving method of the display panel provided in the embodiment of the present invention, the time duration for loading the data voltage to the second data line is the same.
Optionally, in specific implementation, in the driving method of the display panel provided in the embodiment of the present invention, a duration of applying the precharge voltage to the second data line is the same as a duration of applying the data voltage to the first data line.
The invention has the following beneficial effects:
the display panel is provided with the pre-charging control circuits corresponding to the MUX signal input circuits one to one, each pair of the corresponding MUX signal input circuit and the corresponding pre-charging control circuit is electrically connected with the same preset number of data lines, when the MUX signal input circuit loads data voltage on the first data line in a grid line scanning time period, the pre-charging control circuit loads pre-charging voltage on at least one second data line, and when the MUX signal input circuit loads data voltage on the second data line in the grid line scanning time period in sequence, the second data line is loaded with the pre-charging voltage in advance, so that the pixel charging time can be additionally increased on the basis of the pixel charging time provided by the prior art. Therefore, the display panel provided by the embodiment of the invention not only can solve the problem of insufficient pixel charging of the existing display product, but also can provide a solution for the technical direction of extremely strict requirements on pixel charging time, such as ultrahigh resolution, ultrahigh frequency, large size, no frame and the like.
Drawings
FIG. 1 is a schematic diagram of a display panel according to the related art;
FIG. 2 is a timing diagram corresponding to FIG. 1;
FIGS. 3A-3C are schematic diagrams illustrating pixel charging effects of a display panel according to the related art;
fig. 4 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
FIG. 5 is a schematic diagram of a timing structure of the display panel corresponding to FIG. 4;
fig. 6A to 6C are schematic diagrams illustrating pixel charging effects of a display panel according to an embodiment of the invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention clearer, specific embodiments of a display panel, a driving method thereof and a display device according to an embodiment of the present invention are described in detail below with reference to the accompanying drawings. It should be understood that the preferred embodiments described below are only for illustrating and explaining the present invention and are not to be used for limiting the present invention. And the embodiments and features of the embodiments in the present application may be combined with each other without conflict.
As shown in fig. 1, fig. 1 is a schematic diagram of a prior art circuit for charging a pixel by using a 3-MUX, where reference numerals MUXR, MUXG and MUXB in fig. 1 denote 3MUX control signal lines corresponding to sub-pixel columns of different colors, and first switching transistors T1 corresponding to data lines (D1, D2, D3 … …) one by one, a data driving IC is electrically connected to a first electrode of a corresponding first switching transistor T1 through a data transmission line S (reference numerals S1, S2 … … denote different S in fig. 1), a gate of the first switching transistor T1 is electrically connected to a corresponding MUX control signal line, and a second electrode of the first switching transistor T1 is electrically connected to a plurality of columns of sub-pixel units through first ends of data lines (D1, D2, D3 … …); the ratio of the number of the data transmission lines (S1, S2 … …) to the number of the data lines (D1, D2, D3 … …) is 1:3, and two adjacent data lines receive data voltages transmitted by different data transmission lines. In this way, when displaying a frame picture to be displayed, the data driving IC controls the MUX control signal line to switch and control the first switching transistor T1 to be turned on, that is, a data voltage output channel is formed between the data driving IC, the data transmission line S, the first switching transistor T1, the data line (D1, D2, D3 … …) and the sub-pixel unit, and then the data driving IC outputs a data voltage to the data line of the corresponding column through the data transmission line, so that the data voltage is output to the corresponding sub-pixel unit.
The prior art design of fig. 1 reduces the number of data transmission lines (S1, S2 … …) to 1/3 corresponding to the number of data lines (D1, D2, D3 … …), i.e. one data transmission line time-share charges 3 data lines controlled by MUXR, MUXG, and MUXB respectively corresponding to R, G, B pixels, and the charging control timing is shown in fig. 2. The MUXR, the MUXG and the MUXB are sequentially and circularly started, the starting time of the three is equal, and the sum of the starting time of the three is one Gate starting time, namely, each Gate from the Gate1 to the Gate1920 is equally divided by the MUXR, the MUXG and the MUXB. The data transmission line S charges the pixel to which the Gate and the MUX are connected when the Gate and the MUX are simultaneously turned on. For example, when the Gate1 and the MUXR are turned on simultaneously, the data transmission line S1 charges only the 1 st data line D1 and the pixel R on the left side of the display panel, when the Gate1 and the MUXG are turned on simultaneously, the data transmission line S1 charges only the 5 th data line D5 and the pixel G on the left side of the display panel, and when the Gate1 and the MUXB are turned on simultaneously, the data transmission line S1 charges only the 3 rd data line D3 and the pixel B on the left side of the display panel. The 3-MUX design can well reduce the number of data transmission lines (S1, S2 … …) to 1/3 of the number of data lines (D1, D2, D3 … …), greatly reduce the size of a data driving IC and the size of a Panel fanout connection wiring, but the 3-MUX design inevitably reduces the charging time of a pixel to 1/3 of a Gate on time, taking a liquid crystal display Panel as an example, greatly reduces the charging time of a liquid crystal capacitor, and causes insufficient charging of the liquid crystal capacitor, as shown in FIGS. 3A to 3C, FIGS. 3A to 3C are schematic diagrams of pixel charging effects of pixels R, G and B corresponding to the pixel from 0 gray scale voltage to 255 gray scale voltage, a black line represents a MUX on time, and a gray line represents a pixel charging time, and it can be seen that the pixel is severely insufficiently charged during the MUX on time. And the larger n in n-MUX, the more serious the under-charge problem, such as 1/6 where the pixel charging time is reduced to Gate on time under 6-MUX design, which is usually a serious under-charge problem.
In view of this, an embodiment of the present invention provides a display panel, as shown in fig. 4, including: a plurality of data lines (D1, D2, D3 … …), a plurality of MUX signal input circuits 100, a plurality of precharge control circuits 200, and a data driving IC; the MUX signal input circuits 100 correspond to the precharge control circuits 200 one by one, each MUX signal input circuit 100 is electrically connected to a predetermined number of data lines and the same signal output terminal of the data driving IC, the precharge control circuit 200 corresponding to the MUX signal input circuit 100 is electrically connected to the same predetermined number of data lines, for example, each MUX signal input circuit 100 is electrically connected to three data lines (D1, D3, and D5) and the same signal output terminal S1 of the data driving IC, and the precharge control circuit 200 corresponding to the MUX signal input circuit 100 is electrically connected to the same three data lines (D1, D3, and D5); wherein,
the MUX signal input circuit 100 is configured to sequentially apply data voltages to the electrically connected data lines (D1, D3, and D5) through the same signal output terminal (e.g., S1) of the data driving IC and sequentially apply data voltages to the electrically connected data lines (D2, D4, and D6) through the same signal output terminal (e.g., S2) of the data driving IC in each row gate line scanning period; data lines to which data voltages are first applied in a gate line scan period are first data lines, e.g., D1 and D4 are first data lines, and the other data lines are second data lines, e.g., D2, D3, D5, and D6 are second data lines;
the precharge control circuit 200 is used to apply a precharge voltage to at least one second data line, such as the precharge voltage to D3, or the precharge voltage to D5, or both the precharge voltage to D3 and D5, while the MUX signal input circuit 100 applies a data voltage to a first data line, such as D1.
The display panel provided by the embodiment of the invention is provided with the pre-charging control circuits which are in one-to-one correspondence with the MUX signal input circuits, each pair of the MUX signal input circuit and the pre-charging control circuit is electrically connected with the data lines with the same preset number, when the MUX signal input circuit loads data voltage on the first data line in the grid line scanning time period, the pre-charging control circuit loads pre-charging voltage on at least one second data line, and when the MUX signal input circuit loads data voltage on the second data line in the grid line scanning time period in sequence, the second data line is loaded with pre-charging voltage in advance, so that the pixel charging time can be additionally increased on the basis of the pixel charging time provided by the prior art. Therefore, the display panel provided by the embodiment of the invention not only can solve the problem of insufficient pixel charging of the existing display product, but also can provide a solution for the technical direction of extremely strict requirements on pixel charging time, such as ultrahigh resolution, ultrahigh frequency, large size, no frame and the like.
Further, in order to enable all the second data lines in the display panel to have extra pixel charging time based on the pixel charging time provided by the prior art, as shown in fig. 4, in the display panel provided in the embodiment of the present invention, the precharge control circuit 200 is configured to load the precharge voltage to all the other second data lines, such as D2, D3, D5 and D6, while the MUX signal input circuit 100 loads the data voltage to the first data line, such as D1 and D4.
Further, in a specific implementation, as shown in fig. 4, the display panel provided in the embodiment of the present invention further includes: a plurality of first control signal lines (MUXR, MUXG, MUXB), a plurality of second control signal lines (Pre _ R, Pre _ G, Pre _ B), and a precharge signal line S _; each MUX signal input circuit 100 includes: first switching transistors T1 in one-to-one correspondence with the electrically connected data lines (D1, D3, and D5), the gates of the first switching transistors T1 being electrically connected to different first control signal lines, e.g., the gate of the first switching transistor T1 electrically connected to D1 being electrically connected to the first control signal line MUXR, the gate of the first switching transistor T1 electrically connected to D3 being electrically connected to the first control signal line MUXB, the gate of the first switching transistor T1 electrically connected to D5 being electrically connected to the first control signal line MUXG, the first pole of each first switching transistor T1 being electrically connected to the corresponding data line (D1, D3, D5), the second pole of each first switching transistor T1 being electrically connected to the same signal output terminal S1(+) of the data driving IC;
the precharge control circuit 200 includes: and second switching transistors T2 corresponding to the electrically connected data lines (D1, D3, and D5) one by one, gates of the second switching transistors T2 being electrically connected to different second control signal lines, e.g., a gate of the second switching transistor T2 electrically connected to D1 being electrically connected to the second control signal line Pre _ R, a gate of the second switching transistor T2 electrically connected to D3 being electrically connected to the second control signal line Pre _ B, a gate of the second switching transistor T2 electrically connected to D5 being electrically connected to the second control signal line Pre _ G, a first pole of each second switching transistor T2 being electrically connected to the corresponding data line (D1, D3, D5), and a second pole of each second switching transistor T2 being electrically connected to the precharge line S _ B.
Further, in the display panel according to the embodiment of the invention, as shown in fig. 4, the number of the first control signal lines (MUXR, MUXG, MUXB) is the same as the number of the second control signal lines (Pre _ R, Pre _ G, Pre _ B).
Further, in practical implementation, in the display panel provided by the embodiment of the invention, as shown in fig. 4, the pre-charging line S _ includes two sub pre-charging lines S _ odd (+) and S _ even (-), and two adjacent data lines are electrically connected to different sub pre-charging lines through corresponding second switching transistors, for example, the data line of the odd column (the D1, D3, D5, D7 … … from the left) is connected to the S _ odd (+), and the data line of the even column (the D2, D4, D6, D8 … … from the left) is connected to the S _ even (-).
Further, in the display panel provided by the embodiment of the present invention, as shown in fig. 4, the voltage polarity of S _ odd needs to be consistent with the polarity of the voltage output from the output terminal S1 of the data driving IC, the voltage polarity of S _ even needs to be consistent with the polarity of the voltage output from the output terminal S2 of the data driving IC, and the polarities are switched with the frame switching, and are not fixed, S _ odd (+) and S _ even (-), S1(+) and S2(-) are marked in fig. 4, only to indicate that S _ odd (+) and S _ even (-) are opposite in polarity, S1(+) and S2(-) are opposite in polarity, and the data lines of the odd columns (the D1, D3, D5, D7 … … from the left side) are connected to the data lines of the S _ odd columns (the D2, D4, D6, D8 … … from the left side) and the data lines of the even columns (the D _ even columns from the left side) are connected to the S _ even columns (D8 … …, D _ even (-) from the display panel, namely, the sub-pixels in two adjacent columns are charged with voltages with opposite polarities.
Further, in practical implementation, in the display panel provided by the embodiment of the invention, as shown in fig. 4, the second control signal lines Pre _ R, Pre _ G and Pre _ B are connected to the gate of the second switch transistor T2 in sequence from the first second switch transistor T2 on the left side. The second control signal line Pre _ R controls data lines (D1, D4, D7, … … from the left) electrically connected to the subpixel R, the second control signal line Pre _ G controls data lines (D2, D5, D8, … … from the left) electrically connected to the subpixel G, and the second control signal line Pre _ B controls data lines (D3, D6, D9, … … from the left) electrically connected to the subpixel B.
Further, in specific implementation, as shown in fig. 4, the display panel provided in the embodiment of the present invention further includes a plurality of sub-pixels (e.g., R, G and B) with different colors, which are arranged in an array, where the color of each column of sub-pixels is the same, as shown in fig. 4, starting from the left side, the sub-pixels in the first column are all R sub-pixels, the sub-pixels in the second column are all G sub-pixels, the sub-pixels in the third column are all B sub-pixels, the sub-pixels in the fourth column are all R sub-pixels, and so on, and each data line, e.g., D1, is electrically connected to the sub-pixels R in the corresponding column;
each MUX signal input circuit 100 is electrically connected to three data lines (D1, D3, and D5), the precharge control circuit 200 corresponding to the MUX signal input circuit 100 is electrically connected to the same three data lines (D1, D3, and D5), and the color of the sub-pixel columns to which the three data lines (D1, D3, and D5) are electrically connected is different, such as data line D1 is electrically connected to the R sub-pixel column, data line D3 is electrically connected to the B sub-pixel column, and data line D5 is electrically connected to the G sub-pixel column.
Further, in a specific implementation, the display panel provided in the embodiment of the present invention may be a liquid crystal display panel, or may be an organic light emitting display panel.
Further, in a specific implementation, as shown in fig. 4, the display panel provided in the embodiment of the present invention is an example of a liquid crystal display panel, and the display panel further includes gate lines (G1, G2, G3 … …) perpendicularly crossing the data lines (D1, D2, D3 … …), and in an example of 1920 gate lines, the gate lines (G1, G2, G3 … …) and the data lines (D1, D2, D3 … …) define a plurality of sub-pixel units, each of the pixel units includes a pixel third switching transistor T3, a storage capacitor Cst, and a liquid crystal capacitor Clc, and the structure of the pixel unit is the same as that in the prior art, and the embodiment of the present invention is only schematically illustrated, and is not described in detail herein.
Further, in the display panel according to the embodiment of the invention, as shown in fig. 4, all of the first switching transistor T1 and the second switching transistor T2 are N-type transistors.
Of course, in practical implementation, in the display panel provided in the embodiment of the invention, all of the first switch transistor T1 and the second switch transistor T2 may also be P-type transistors.
Further, in specific implementation, the N-type transistor is turned on under the action of a high potential and is turned off under the action of a low potential; the P-type transistor is turned off under the action of a high potential and turned on under the action of a low potential.
It should be noted that the switching Transistor mentioned in the above embodiments of the present invention may be a Thin Film Transistor (TFT) or a Metal oxide semiconductor field effect Transistor (MOS), and is not limited herein. In a specific implementation, the first pole and the second pole of the switching transistors can be interchanged in function according to the type of the transistor and the input signal, and are not particularly distinguished here. Specifically, the first pole of the switching transistor mentioned in the above embodiments of the present invention may be a source, and the second pole thereof may be a drain, or the first pole may be a drain and the second pole thereof may be a source, which are not specifically distinguished herein.
The pixel charging principle of the display panel shown in fig. 4 according to the embodiment of the present invention is explained in detail by using a specific embodiment, a corresponding circuit control timing diagram is shown in fig. 5, and all of the first switch transistor T1 and the second switch transistor T2 in fig. 4 are N-type transistors.
In the display panel provided by the embodiment of the present invention, as shown in fig. 5, fig. 5 is a circuit control timing diagram corresponding to fig. 4, and compared with the conventional scheme, the timing shown in fig. 5 of the present invention has the Gate on time kept unchanged, and the MUX on times are changed so that MUXG ═ MUXB < MUXR, and Gate ═ MUXR + MUXG + MUXB.
Fig. 4 is an example of a 3-MUX display product, and compared to the conventional scheme fig. 1, the precharge control circuit 200, the second control signal line (Pre _ R, Pre _ G, Pre _ B), and the precharge lines S _ odd (+) and S _ even (-) are added in one-to-one correspondence with the MUX signal input circuit 100 in the present invention, and other parts are not changed. Therefore, the design can work in a Precharge mode or a Normal mode without precharging.
Normal mode: consistent with the operation state of the conventional scheme in fig. 1, the charging time of the pixel is not increased, and if the operation is in Normal mode, only the second switching transistor T2 in the precharge control circuit 200 needs to be disconnected from the corresponding electrically connected data line, i.e., the second control signal line (Pre _ R, Pre _ G, Pre _ B) is kept at low level, and the other circuits are consistent with the conventional operation scheme in fig. 1. That is, when displaying the frame picture to be displayed, the data driving IC controls the first control signal line to switch and control the first switching transistor T1 to be turned on, that is, a data voltage output channel is formed between the data driving IC, the data transmission line S, the first switching transistor T, the data line (D1, D2, D3 … …) and the sub-pixel unit, and then the data driving IC outputs the data voltage to the data line of the corresponding column through the data transmission line, so that the data voltage is output to the corresponding sub-pixel unit.
Precharge mode: as shown in fig. 4 and 5, fig. 5 is a circuit control timing diagram corresponding to fig. 4. Taking scanning the first row gate line G1 and the pair of MUX signal input circuit 100 and precharge control circuit 200 as an example, the corresponding data lines are D1, D3 and D5, in a scanning period of the first row gate line G1, when a data voltage is applied to the R sub-pixel electrically connected to the first data line D1, the first control signal line MUXR is a high level signal, the first switching transistor T1 electrically connected to the data line D1 is turned on, the data driving IC applies the data voltage to the data line D1 through the first switching transistor T1, the second control signal line Pre _ R is always a low level signal, the second switching transistor T2 electrically connected to the data line D1 is turned off, the second control signal lines Pre _ B and Pre _ G are both high level signals, the second switching transistors T2 electrically connected to the data line D3 and the data line D5 are both turned on, and the precharge signal line S _ odd (+) applies a precharge voltage to the data line D3 and the data line D5, when the data line D1 is loaded with the data voltage, that is, when the data line D3 and the data line D5 are precharged, the second control signal lines Pre _ B and Pre _ G are both low level signals and the data line D3 and the data line D5 are disconnected from the second switching transistor T2 during the time when the data driving IC sequentially loads the data voltage to the data line D3 and the data line D5. The invention adopts a special MUX control time sequence, the MUXR opening time ratio of the first opening of the scanning time period of a row of grid lines is increased (if the MUXG or MUXB is the first opening, the MUXG or MUXB opening time ratio can be increased), the invention takes the first opening of the MUXR as an example to explain so as to increase the charging time of a grid drive IC to a data line controlled by the MUXR and a corresponding sub-pixel R (the 1 st, 4 th, 7 th and … … th column of data lines and the sub-pixel from the left side of a display panel), and ensure that the charging time of the sub-pixel R is prolonged. While the sub-pixel R is charged, Pre _ G and Pre _ B are kept on in synchronization with MUXR, Pre _ R is kept at a low level all the time, the data line controlled by Pre _ G and the corresponding sub-pixel G (2 nd, 5 th, 8 th, … … th column data line and sub-pixel from the left side of the display panel) and the data line controlled by Pre _ B and the odd column data line in the corresponding sub-pixel B (3 rd, 6 th, 9 th, … … th column data line and sub-pixel from the left side of the display panel) are connected to S _ odd (+), the even column data line is connected to S _ even (-), S _ odd (+) provides an L127 gray scale voltage signal in polarity correspondence with the odd column data line controlled by the data driving IC, and S _ even (-) provides an L127 gray scale voltage gray scale signal in polarity correspondence with the even column data line controlled by the data driving IC (or other gray scale voltages, L127 may be preferentially adopted). So that S _ odd (+)/S _ even (-) precharges the L127 voltage of the same polarity for the sub-pixel G, the corresponding data line and the sub-pixel B, the corresponding data line while the data driving IC charges the sub-pixel R and the corresponding data line. When the precharge is completed, the Pre _ R, Pre _ G and Pre _ B are kept at the low level in both the MUXG and MUXB turn-on stages, the electrical connection of each second switching transistor T2 to the data line is turned off, and the data line electrically connected to the sub-pixel G and the data line electrically connected to the sub-pixel B are sequentially charged by the data driving IC. Since the sub-pixel G and the sub-pixel B are pre-charged with the voltage of L127, the data driving IC can charge the sub-pixel G and the sub-pixel B to the highest potential L255 or discharge the sub-pixel G and the sub-pixel B to the lowest potential L0 within a short turn-on time of the MUXG and the MUXB, or any gray levels between L0 and L255, and the charging effect diagrams thereof are shown in fig. 6A to 6C, and the charging effect diagrams of the pixels R, G and B from the gray level voltage of 0 to the gray level voltage of 255, from the gray level voltage of 127 to the gray level voltage of 255, and from the gray level voltage of 127 to the gray level voltage of 0 are shown in fig. 6A to 6C, respectively.
In summary, the display panel provided by the embodiment of the invention can additionally increase the pixel charging time in addition to the pixel charging time provided by the conventional design. Therefore, the driving method of the display panel provided by the embodiment of the invention not only can solve the problem of insufficient charging of pixels of the existing display product, but also can provide a solution for the technical direction of extremely strict requirements on the charging time of the pixels, such as ultrahigh resolution, ultrahigh frequency, large size, no frame and the like.
Based on the same inventive concept, an embodiment of the present invention further provides a driving method of a display panel, including:
the MUX signal input circuit loads data voltage to each electrically connected data line in sequence through the same signal output end of the data drive IC in each row of grid line scanning time period; the data line for loading the data voltage for the first time in the grid line scanning time period is a first data line, and other data lines are second data lines;
the pre-charge control circuit loads a pre-charge voltage to the at least one second data line while the MUX signal input circuit loads a data voltage to the first data line;
when the MUX signal input circuit applies a data voltage to the second data line, the electrical connection between the precharge control circuit and the data line is disconnected.
In the driving method of the display panel according to the embodiment of the present invention, when the MUX signal input circuit loads the data voltage to the first data line in the gate line scanning period, the precharge control circuit loads the precharge voltage to the at least one second data line, and when the MUX signal input circuit sequentially loads the data voltage to the second data lines in the gate line scanning period, the second data lines are already preloaded with the precharge voltage, so that the pixel charging time can be additionally increased based on the pixel charging time provided in the prior art. Therefore, the driving method of the display panel provided by the embodiment of the invention not only can solve the problem of insufficient charging of pixels of the existing display product, but also can provide a solution for the technical direction of extremely strict requirements on the charging time of the pixels, such as ultrahigh resolution, ultrahigh frequency, large size, no frame and the like.
Further, in practical implementation, in the driving method of the display panel provided by the embodiment of the invention, a duration of the data driving IC applying the data voltage to the first data line is longer than a duration of the data driving IC applying the data voltage to the second data line. Taking the display panel provided in the embodiment of the present invention as an example, in the prior art, the charging time for R, G and B pixels is the same in a row of gate line scanning time, which is 1/3 of the row of gate line scanning time, and thus the pixel charging is insufficient, in the embodiment of the present invention, in the row of gate line scanning time, when a data voltage is applied to a first data line, such as D1, to which the data voltage is first applied, a precharge voltage is simultaneously applied to a second data line, such as D3 and D5, and when the data voltage is applied to D3 and D5 in sequence after the data voltage is applied to the first data line D1, the precharge circuit 200 is disconnected from the data lines D3 and D5. Since the second data lines such as D3 and D5 have been previously loaded with the precharge voltage, the present invention can achieve an additional increase in the pixel charging time per MUX signal input circuit 100 through three data lines controlled by the corresponding first switching transistor T1 on the basis of the pixel charging time provided in the related art by setting the period of time for which the data driving IC loads the data voltage to the first data line such as D1 to be longer than the period of time for which the data voltage is loaded to the second data lines such as D3 and D5. Therefore, the problem of insufficient charging of pixels of the existing display product can be better solved.
Further, in practical implementation, in the driving method of the display panel provided by the embodiment of the invention, the duration of applying the data voltage to the second data line is the same.
Further, in order to ensure that the pixel corresponding to the second data line can better solve the problem of insufficient charging of the pixel, in the driving method of the display panel provided in the embodiment of the present invention, a duration of applying the precharge voltage to the second data line is the same as a duration of applying the data voltage to the first data line.
In a specific implementation, the working principle of the driving method of the display panel may refer to the working principle described in the display panel, which is not described herein again.
Based on the same inventive concept, the embodiment of the invention also provides a display device, which comprises the display panel. The display device may be: the display panel of any product with a display function, such as a mobile phone, a tablet personal computer, a television, a display, a notebook computer, a digital photo frame, a navigator and the like. The display device can be implemented by referring to the above embodiments of the display panel, and repeated descriptions are omitted.
The display panel is provided with the pre-charging control circuits corresponding to the MUX signal input circuits one to one, each pair of the corresponding MUX signal input circuit and the corresponding pre-charging control circuit is electrically connected with the same preset number of data lines, when the MUX signal input circuit loads data voltage on the first data line in a grid line scanning time period, the pre-charging control circuit loads pre-charging voltage on at least one second data line, and when the MUX signal input circuit loads data voltage on the second data line in the grid line scanning time period in sequence, the second data line is loaded with the pre-charging voltage in advance, so that the pixel charging time can be additionally increased on the basis of the pixel charging time provided by the prior art. Therefore, the display panel provided by the embodiment of the invention not only can solve the problem of insufficient pixel charging of the existing display product, but also can provide a solution for the technical direction of extremely strict requirements on pixel charging time, such as ultrahigh resolution, ultrahigh frequency, large size, no frame and the like.
It will be apparent to those skilled in the art that various changes and modifications may be made in the present invention without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalents, the present invention is also intended to include such modifications and variations.
Claims (11)
1. A display panel, comprising: a plurality of data lines, a plurality of MUX signal input circuits, a plurality of precharge control circuits and a data drive IC; the MUX signal input circuits correspond to the pre-charging control circuits one by one, each MUX signal input circuit is electrically connected with a preset number of data lines and the same signal output end of the data driving IC, and the pre-charging control circuits corresponding to the MUX signal input circuits are electrically connected with the same preset number of data lines; wherein,
the MUX signal input circuit is used for sequentially loading data voltages to all the electrically connected data lines through the same signal output end of the data drive IC in each row of grid line scanning time period; the data line for loading the data voltage for the first time in the grid line scanning time period is a first data line, and other data lines are second data lines;
the pre-charge control circuit is used for loading a pre-charge voltage to at least one second data line when the MUX signal input circuit loads a data voltage to the first data line.
2. The display panel according to claim 1, wherein the precharge control circuit is configured to apply a precharge voltage to all of the other second data lines while the MUX signal input circuit applies a data voltage to the first data line.
3. The display panel of claim 1, further comprising: a plurality of first control signal lines, a plurality of second control signal lines, and a precharge signal line; each of the MUX signal input circuits includes: first switching transistors in one-to-one correspondence with the electrically connected data lines, gates of the first switching transistors being electrically connected to different ones of the first control signal lines, first poles being electrically connected to the corresponding data lines, and second poles being electrically connected to a same signal output terminal of the data driving IC;
the precharge control circuit includes: and the grid electrodes of the second switching transistors are electrically connected with different second control signal lines, the first poles of the second switching transistors are electrically connected with the corresponding data lines, and the second poles of the second switching transistors are electrically connected with the pre-charging lines.
4. The display panel according to claim 3, wherein the number of the first control signal lines is the same as the number of the second control signal lines.
5. The display panel according to claim 3, wherein the precharge line includes two sub precharge lines, and adjacent two of the data lines are electrically connected to different ones of the sub precharge lines through the corresponding second switching transistors.
6. The display panel according to any one of claims 1 to 5, further comprising a plurality of sub-pixels of different colors arranged in an array, wherein the color of each column of the sub-pixels is the same, and each of the data lines is electrically connected to a corresponding column of the sub-pixels;
each MUX signal input circuit is electrically connected with three data lines, the pre-charging control circuit corresponding to the MUX signal input circuit is electrically connected with the same three data lines, and colors of sub-pixel columns electrically connected with the three data lines are different.
7. A display device comprising the display panel according to any one of claims 1 to 6.
8. A driving method of the display panel according to any one of claims 1 to 6, comprising:
the MUX signal input circuit loads data voltage to each electrically connected data line in sequence through the same signal output end of the data drive IC in each row of grid line scanning time period; the data line for loading the data voltage for the first time in the grid line scanning time period is a first data line, and other data lines are second data lines;
the precharge control circuit applies a precharge voltage to at least one of the second data lines while the MUX signal input circuit applies a data voltage to the first data line;
and when the MUX signal input circuit loads a data voltage to the second data line, the electric connection between the pre-charge control circuit and the data line is disconnected.
9. The method of driving a display panel according to claim 8, wherein a period of time for which the data driving IC applies the data voltage to the first data line is longer than a period of time for which the data voltage is applied to the second data line.
10. The method of driving a display panel according to claim 9, wherein the periods of time for which the data voltages are applied to the second data lines are the same.
11. The method for driving a display panel according to claim 8, wherein a period of time for which a precharge voltage is applied to the second data line is the same as a period of time for which a data voltage is applied to the first data line.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910480911.1A CN110211547A (en) | 2019-06-04 | 2019-06-04 | A kind of display panel, its driving method and display device |
| PCT/CN2020/087292 WO2020244342A1 (en) | 2019-06-04 | 2020-04-27 | Display panel and driving method therefor, and display apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910480911.1A CN110211547A (en) | 2019-06-04 | 2019-06-04 | A kind of display panel, its driving method and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110211547A true CN110211547A (en) | 2019-09-06 |
Family
ID=67790536
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910480911.1A Pending CN110211547A (en) | 2019-06-04 | 2019-06-04 | A kind of display panel, its driving method and display device |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN110211547A (en) |
| WO (1) | WO2020244342A1 (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110930889A (en) * | 2019-12-27 | 2020-03-27 | 厦门天马微电子有限公司 | Display panel, driving method thereof and display device |
| WO2020244342A1 (en) * | 2019-06-04 | 2020-12-10 | 京东方科技集团股份有限公司 | Display panel and driving method therefor, and display apparatus |
| CN112669749A (en) * | 2020-12-28 | 2021-04-16 | 合肥维信诺科技有限公司 | Display panel, driving method thereof and display device |
| CN112863414A (en) * | 2019-11-26 | 2021-05-28 | 上海和辉光电有限公司 | Display panel and driving method thereof |
| CN114019737A (en) * | 2021-11-15 | 2022-02-08 | 合肥京东方光电科技有限公司 | Array substrate, driving method thereof, display panel and display device |
| CN114446236A (en) * | 2020-11-06 | 2022-05-06 | 联咏科技股份有限公司 | Method for driving display screen and driving circuit thereof |
| CN115691384A (en) * | 2022-10-21 | 2023-02-03 | 厦门天马微电子有限公司 | Display panel and display device |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113035891B (en) * | 2021-03-15 | 2024-03-15 | 厦门天马微电子有限公司 | Array substrate and display device |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0755044A1 (en) * | 1995-07-18 | 1997-01-22 | International Business Machines Corporation | Device and method for driving liquid crystal display with precharge pf display data lines |
| CN1664910A (en) * | 2005-04-11 | 2005-09-07 | 友达光电股份有限公司 | Time division driven display and drive method thereof |
| US20060221701A1 (en) * | 2005-04-01 | 2006-10-05 | Au Optronics Corp. | Time division driven display and method for driving same |
| KR100666643B1 (en) * | 2005-09-15 | 2007-01-09 | 삼성에스디아이 주식회사 | Organic electro luminescent display device and operation method of the same |
| CN101055705A (en) * | 2006-04-11 | 2007-10-17 | 恩益禧电子股份有限公司 | Driver circuit, display apparatus, and method of driving the same |
| CN101620841A (en) * | 2008-06-30 | 2010-01-06 | 恩益禧电子股份有限公司 | Display panel driving method and display apparatus |
| CN103106862A (en) * | 2011-11-15 | 2013-05-15 | 乐金显示有限公司 | Display device and method for driving the same |
| CN105637578A (en) * | 2013-10-17 | 2016-06-01 | 精工爱普生株式会社 | Electro-optical device, driving method of electro-optical device, and electronic apparatus |
| US20160329025A1 (en) * | 2015-05-08 | 2016-11-10 | Samsung Display Co., Ltd. | Display apparatus and driving method thereof |
| US20170270887A1 (en) * | 2016-03-17 | 2017-09-21 | Seiko Epson Corporation | Electrooptical device, electronic device, and control method of electrooptical device |
| CN108682404A (en) * | 2018-03-07 | 2018-10-19 | 友达光电股份有限公司 | Display panel and pre-charging method |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI267049B (en) * | 2000-05-09 | 2006-11-21 | Sharp Kk | Image display device, and electronic apparatus using the same |
| KR101169052B1 (en) * | 2005-06-30 | 2012-07-27 | 엘지디스플레이 주식회사 | Analog Sampling Apparatus For Liquid Crystal Display |
| KR20070005967A (en) * | 2005-07-05 | 2007-01-11 | 삼성전자주식회사 | Liquid crystal display and driving apparatus and method driving thereof |
| KR100793556B1 (en) * | 2006-06-05 | 2008-01-14 | 삼성에스디아이 주식회사 | Driving circuit and organic electro luminescence display therof |
| JP2009025656A (en) * | 2007-07-20 | 2009-02-05 | Tpo Displays Corp | Drive unit of liquid crystal display device |
| KR101493226B1 (en) * | 2011-12-26 | 2015-02-17 | 엘지디스플레이 주식회사 | Method and apparatus for measuring characteristic parameter of pixel driving circuit of organic light emitting diode display device |
| KR102034061B1 (en) * | 2013-06-29 | 2019-11-08 | 엘지디스플레이 주식회사 | Liquid crystal display device |
| CN110211547A (en) * | 2019-06-04 | 2019-09-06 | 京东方科技集团股份有限公司 | A kind of display panel, its driving method and display device |
-
2019
- 2019-06-04 CN CN201910480911.1A patent/CN110211547A/en active Pending
-
2020
- 2020-04-27 WO PCT/CN2020/087292 patent/WO2020244342A1/en active Application Filing
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0755044A1 (en) * | 1995-07-18 | 1997-01-22 | International Business Machines Corporation | Device and method for driving liquid crystal display with precharge pf display data lines |
| US20060221701A1 (en) * | 2005-04-01 | 2006-10-05 | Au Optronics Corp. | Time division driven display and method for driving same |
| CN1664910A (en) * | 2005-04-11 | 2005-09-07 | 友达光电股份有限公司 | Time division driven display and drive method thereof |
| KR100666643B1 (en) * | 2005-09-15 | 2007-01-09 | 삼성에스디아이 주식회사 | Organic electro luminescent display device and operation method of the same |
| CN101055705A (en) * | 2006-04-11 | 2007-10-17 | 恩益禧电子股份有限公司 | Driver circuit, display apparatus, and method of driving the same |
| CN101620841A (en) * | 2008-06-30 | 2010-01-06 | 恩益禧电子股份有限公司 | Display panel driving method and display apparatus |
| CN103106862A (en) * | 2011-11-15 | 2013-05-15 | 乐金显示有限公司 | Display device and method for driving the same |
| CN105637578A (en) * | 2013-10-17 | 2016-06-01 | 精工爱普生株式会社 | Electro-optical device, driving method of electro-optical device, and electronic apparatus |
| US20160329025A1 (en) * | 2015-05-08 | 2016-11-10 | Samsung Display Co., Ltd. | Display apparatus and driving method thereof |
| US20170270887A1 (en) * | 2016-03-17 | 2017-09-21 | Seiko Epson Corporation | Electrooptical device, electronic device, and control method of electrooptical device |
| CN108682404A (en) * | 2018-03-07 | 2018-10-19 | 友达光电股份有限公司 | Display panel and pre-charging method |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020244342A1 (en) * | 2019-06-04 | 2020-12-10 | 京东方科技集团股份有限公司 | Display panel and driving method therefor, and display apparatus |
| CN112863414A (en) * | 2019-11-26 | 2021-05-28 | 上海和辉光电有限公司 | Display panel and driving method thereof |
| CN110930889A (en) * | 2019-12-27 | 2020-03-27 | 厦门天马微电子有限公司 | Display panel, driving method thereof and display device |
| CN114446236A (en) * | 2020-11-06 | 2022-05-06 | 联咏科技股份有限公司 | Method for driving display screen and driving circuit thereof |
| CN112669749A (en) * | 2020-12-28 | 2021-04-16 | 合肥维信诺科技有限公司 | Display panel, driving method thereof and display device |
| CN114019737A (en) * | 2021-11-15 | 2022-02-08 | 合肥京东方光电科技有限公司 | Array substrate, driving method thereof, display panel and display device |
| CN114019737B (en) * | 2021-11-15 | 2023-11-14 | 合肥京东方光电科技有限公司 | Array substrate, driving method thereof, display panel and display device |
| CN115691384A (en) * | 2022-10-21 | 2023-02-03 | 厦门天马微电子有限公司 | Display panel and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2020244342A1 (en) | 2020-12-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10255840B2 (en) | Display panel, driving method for display panel, and display device | |
| CN110211547A (en) | A kind of display panel, its driving method and display device | |
| US9626922B2 (en) | GOA circuit, array substrate, display device and driving method | |
| CN106019743B (en) | Array substrate, driving method thereof and related device | |
| KR100549983B1 (en) | Liquid crystal display device and driving method of the same | |
| US9799291B2 (en) | Pixel driving circuit and driving method thereof | |
| US10650716B2 (en) | Shift register unit, shift register, driving method, display panel and display apparatus | |
| KR100561946B1 (en) | Liquid crystal display device and driving method of the same | |
| CN110880304B (en) | Shift register unit, grid driving circuit, display device and driving method | |
| CN108628049B (en) | Array substrate, display panel and display device | |
| US11482184B2 (en) | Row drive circuit of array substrate and display device | |
| CN110010096B (en) | Display panel, driving method thereof and display device | |
| US6483494B1 (en) | Multistage charging circuit for driving liquid crystal displays | |
| WO2019019605A1 (en) | Pixel circuit and drive method therefor, display substrate and display apparatus | |
| CN109389957A (en) | Array substrate row driving circuit and display device | |
| CN113628588B (en) | Display driving module, display device and display method | |
| US10482834B2 (en) | Pixel circuit, display device, display apparatus and driving method | |
| US6636196B2 (en) | Electro-optic display device using a multi-row addressing scheme | |
| CN113439297B (en) | Display device and driving method thereof | |
| US6518947B1 (en) | LCD column driving apparatus and method | |
| KR100667184B1 (en) | Source driver of liquid crystal display | |
| US20240169882A1 (en) | Display device | |
| US20240290294A1 (en) | Driving method for display panel and display apparatus | |
| KR20020057036A (en) | Circuit for driving for liquid crystal display device and method for driving the same | |
| CN118397982A (en) | Liquid crystal display device having a light shielding layer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190906 |
|
| RJ01 | Rejection of invention patent application after publication |