CN110109857A - A kind of data transmission method and device - Google Patents
A kind of data transmission method and device Download PDFInfo
- Publication number
- CN110109857A CN110109857A CN201910355655.3A CN201910355655A CN110109857A CN 110109857 A CN110109857 A CN 110109857A CN 201910355655 A CN201910355655 A CN 201910355655A CN 110109857 A CN110109857 A CN 110109857A
- Authority
- CN
- China
- Prior art keywords
- operational order
- cpu
- logical device
- lpc
- card
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4009—Coupling between buses with data restructuring
- G06F13/4018—Coupling between buses with data restructuring with data-width conversion
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Abstract
Disclose a kind of data transmission method and device.A kind of data transmission method, which is characterized in that the described method includes: central processor CPU sends operational order to logical device by few number of pins lpc bus；The CPU is connect with the logical device by the lpc bus；After logical device receives the operational order of CPU transmission, determine whether the operational order is operation for standard flash memory CF card；Logical device sends the notice for executing operational order by lpc bus in the case where the operational order is the operation for CF card to CPU；After CPU receives the notice of logical device, it is based on LPC agreement, data needed for sending the execution operational order to logical device by lpc bus；LPC protocol conversion is CF card agreement after the data for receiving CPU transmission by logical device, and according to the data after protocol conversion, executes the operational order to CF card.
Description
Technical field
This specification embodiment is related to network communication technology field more particularly to a kind of data transmission method and device.
Background technique
CF (Compact Flash, standard flash memory) card is a kind of data storage device for portable electronic device, but
PCIe (Peripheral is often integrated in the CPU (Central Processing Unit, central processing unit) of most of computer
Component Interconnect Express, peripheral interconnection standard) bus interface, LPC (Low pin count, it is few
Number of pins) bus etc., and less integrated CF card interface.
For the CPU of not integrated CF card interface, in the case where needing to connect CF card, in the prior art, usually by CPU
Interior integrated PCIe bus interface, is converted to USB interface using bridge piece and is reconverted into CF card interface.
But interface conversion is carried out using bridge piece several times, not only increase the cost of hardware device, also reduces data biography
The reliability of defeated process.
Summary of the invention
In view of this, this specification embodiment provides a kind of data transmission method and device, technical solution are as follows:
A kind of data transmission method, which is characterized in that the described method includes:
Central processor CPU sends operational order to logical device by few number of pins lpc bus；The CPU with it is described
Logical device is connected by the lpc bus；
After logical device receives the operational order of CPU transmission, determine whether the operational order is for standard flash memory CF
The operation of card；
Logical device is held in the case where the operational order is the operation for CF card, through lpc bus to CPU transmission
The notice of row operational order；
After CPU receives the notice of logical device, it is based on LPC agreement, is sent by lpc bus to logical device and executes institute
Data needed for stating operational order；
LPC protocol conversion is CF card agreement after the data for receiving CPU transmission by logical device, and is turned according to agreement
Data after changing execute the operational order to CF card.
A kind of data transmission device, which is characterized in that described device includes: central processor CPU, logical device and mark
Quasi- flash memory CF card；
Central processor CPU sends operational order to logical device by few number of pins lpc bus；The CPU with it is described
Logical device is connected by the lpc bus；
After logical device receives the operational order of CPU transmission, determine whether the operational order is for standard flash memory CF
The operation of card；
Logical device is held in the case where the operational order is the operation for CF card, through lpc bus to CPU transmission
The notice of row operational order；
After CPU receives the notice of logical device, it is based on LPC agreement, is sent by lpc bus to logical device and executes institute
Data needed for stating operational order；
LPC protocol conversion is CF card agreement after the data for receiving CPU transmission by logical device, and is turned according to agreement
Data after changing execute the operational order to CF card.
Technical solution provided by this specification embodiment, when realizing the connection of CPU and CF card, needed for the prior art
2 doube bridges, be reduced to 1 logical device of this programme, effectively save the cost of hardware device, and with shapes such as PCB
When formula is realized, product of PCB surface needed for complex circuit designs degree, reduction can be reduced etc..
It should be understood that above general description and following detailed description be only it is exemplary and explanatory, not
This specification embodiment can be limited.
In addition, any embodiment in this specification embodiment does not need to reach above-mentioned whole effects.
Detailed description of the invention
In order to illustrate more clearly of this specification embodiment or technical solution in the prior art, below will to embodiment or
Attached drawing needed to be used in the description of the prior art is briefly described, it should be apparent that, the accompanying drawings in the following description is only
The some embodiments recorded in this specification embodiment for those of ordinary skill in the art can also be attached according to these
Figure obtains other attached drawings.
Fig. 1 is the structure chart of data transmission device in the prior art；
Fig. 2 is the flow diagram of this specification embodiment data transmission method；
Fig. 3 is a kind of structure chart of this specification embodiment data transmission device；
Fig. 4 is another structure chart of this specification embodiment data transmission device；
Another structural schematic diagram of Fig. 5 this specification embodiment data transmission device；
Fig. 6 is the structural schematic diagram for configuring a kind of equipment of this specification embodiment device.
Specific embodiment
In order to make those skilled in the art more fully understand the technical solution in this specification embodiment, below in conjunction with this
Attached drawing in specification embodiment is described in detail the technical solution in this specification embodiment, it is clear that described
Embodiment is only a part of the embodiment of this specification, instead of all the embodiments.The embodiment of base in this manual,
Those of ordinary skill in the art's every other embodiment obtained, all should belong to the range of protection.
CF (Compact Flash, standard flash memory) card is a kind of data storage device for portable electronic device, but
PCIe (Peripheral is often integrated in the CPU (Central Processing Unit, central processing unit) of most of computer
Component Interconnect Express, peripheral interconnection standard) bus interface, LPC (Low pin count, it is few
Number of pins) bus etc., and less integrated CF card interface.
For the CPU of not integrated CF card interface, in the case where needing to connect CF card, in the prior art, as shown in Figure 1,
The PCIe bus interface that will usually integrate in CPU interconnects with the PCIe bus interface of bridge piece A, then meets the USB of bridge piece A
The USB interface of mouth and bridge piece B interconnects, finally by the interface inter-link of the CF card interface of bridge piece B and target CF card, to carry out data
Transmission.
But interface conversion is carried out using bridge piece several times, not only increase the cost of hardware device, also reduces data biography
The reliability of defeated process.
In view of the problems of the existing technology, this specification provides a kind of data transmission method, and this method need to only pass through one
A logical device realizes the interconnection of the lpc bus interface of CPU and the CF interface of CF card.
Shown in Figure 2, this method may comprise steps of:
S201, central processor CPU send operational order to logical device by few number of pins lpc bus；The CPU with
The logical device is connected by the lpc bus；
In the scheme that this specification embodiment provides, the lpc bus interface of CPU and the lpc bus interface of logical device are mutual
Connection, then the CF card interface of logical device and CF card interconnect, to realize only by an intermediary, just connect CPU and CF card,
Concrete form may refer to shown in Fig. 3.
Further, it is to be appreciated that in the scheme that this specification embodiment provides, between CPU, logical device and CF card
Interconnecting relation, can be in mode as shown in Figure 3, can also be in mode as shown in Figure 4, wherein connecting line 1 is to communicate by CPLD
The control line part exported after protocol analysis, connecting line 2 are the output address line part after the parsing of CPLD communication protocol, connection
Line 3 is the input/output data line part after the parsing of CPLD communication protocol.
Logical device is responsible for the parsing of communication protocol in this specification embodiment, is such as CF card by lpc bus protocol conversion
Standard agreement.But the concrete form of logical device is not limited in this specification embodiment, for example, can be CPLD
(Complex Programmable Logic Device, Complex Programmable Logic Devices), or FPGA (Field-
Programmable Gate Array, field programmable gate array), etc., those skilled in the art can be according to actual needs
With condition, suitable logical device is neatly selected.
S202 after logical device receives the operational order of CPU transmission, determines whether the operational order is to dodge for standard
Deposit the operation of CF card；
S203, logical device is in the case where the operational order is the operation for CF card, by lpc bus to CPU
Send the notice for executing operational order；
Do not limited in this specification embodiment logical device in the operational order as the operation for CF card the case where
Under, the concrete form for executing the notice of operational order is sent to CPU by lpc bus, those skilled in the art can be according to reality
Border situation is flexibly arranged.
In a kind of specific embodiment of this specification embodiment, logical device is for CF card in the operational order
Operation in the case where, can determine whether the operational order is write operation or read operation first, also, determining the behaviour
In the case where making instruction as write operation, the notice for executing write operation is sent to CPU by lpc bus；And determining the operation
In the case that instruction is read operation, the notice for executing read operation is sent to CPU by lpc bus.
Specifically, in one example, logical device passes through in the case where determining the operational order is write operation
When lpc bus sends the notice for executing write operation to CPU, can specifically the case where operational order is write operation be being determined
Under, notify CPU to send write-in data by lpc bus.
In another example, logical device passes through lpc bus in the case where determining the operational order is read operation
When sending the notice for executing read operation to CPU, it can specifically pass through in the case where determining the operational order is read operation
Lpc bus notifies CPU is sent to read address.
After S204, CPU receive the notice of logical device, it is based on LPC agreement, is sent by lpc bus to logical device
Data needed for executing the operational order；
In an above-mentioned example, logical device passes through LPC in the case where determining the operational order is write operation
When bus sends the notice for executing write operation to CPU, it can specifically lead in the case where determining the operational order is write operation
It crosses lpc bus notice CPU and sends write-in data.And accordingly, CPU is assisted after receiving the notice of logical device based on LPC
View specifically can receive logic device when sending to logical device data needed for executing the operational order by lpc bus
After the notice of part, it is based on LPC agreement, write-in data are sent to logical device by lpc bus.
In another above-mentioned example, logical device passes through in the case where determining the operational order is read operation
When lpc bus sends the notice for executing read operation to CPU, can specifically the case where operational order is read operation be being determined
Under, notify CPU is sent to read address by lpc bus.And accordingly, CPU is based on after receiving the notice of logical device
LPC agreement specifically can receive when sending to logical device data needed for executing the operational order by lpc bus
After the notice of logical device, it is based on LPC agreement, is sent by lpc bus to logical device and reads address.
LPC protocol conversion is CF card agreement after the data for receiving CPU transmission by S205, logical device, and according to association
Data after view conversion execute the operational order to CF card.
In an above-mentioned example, logical device passes through LPC in the case where determining the operational order is write operation
When bus sends the notice for executing write operation to CPU, it can specifically lead in the case where determining the operational order is write operation
It crosses lpc bus notice CPU and sends write-in data.And accordingly, CPU is assisted after receiving the notice of logical device based on LPC
View specifically can receive logic device when sending to logical device data needed for executing the operational order by lpc bus
After the notice of part, it is based on LPC agreement, write-in data are sent to logical device by lpc bus.
In addition, LPC protocol conversion is CF card agreement after the data for receiving CPU transmission by logical device, and according to association
View conversion after data, to CF card execute the operational order when, specifically can receive CPU send write-in data after,
It is CF card agreement by LPC protocol conversion, and CF card is written into said write data.
In another above-mentioned example, logical device passes through in the case where determining the operational order is read operation
When lpc bus sends the notice for executing read operation to CPU, can specifically the case where operational order is read operation be being determined
Under, notify CPU is sent to read address by lpc bus.And accordingly, CPU is based on after receiving the notice of logical device
LPC agreement specifically can receive when sending to logical device data needed for executing the operational order by lpc bus
After the notice of logical device, it is based on LPC agreement, is sent by lpc bus to logical device and reads address.
In addition, LPC protocol conversion is CF card agreement after the data for receiving CPU transmission by logical device, and according to association
Data after view conversion specifically can be after the reading for receiving CPU transmission, by LPC when executing the operational order to CF card
Protocol conversion is CF card agreement, and reads data from the reading address of CF card, is sent to CPU by lpc bus.
Corresponding to above method embodiment, this specification embodiment also provides a kind of data transmission device, referring to Fig. 5 institute
Show, the apparatus may include: central processor CPU 10, logical device 20 and standard flash memory CF card 30；
Central processor CPU 10 sends operational order to logical device 20 by few number of pins lpc bus；The CPU
10 are connect with the logical device 20 by the lpc bus；
After logical device 20 receives the operational order of the transmission of CPU 10, determine whether the operational order is to dodge for standard
Deposit the operation of CF card 30；
Logical device 20 is in the case where the operational order is the operation for CF card 30, by lpc bus to CPU
10 send the notice for executing operational order；
After CPU 10 receives the notice of logical device 20, it is based on LPC agreement, is sent out by lpc bus to logical device 20
Send data needed for executing the operational order；
LPC protocol conversion is 30 agreement of CF card after the data for receiving the transmission of CPU 10 by logical device 20, and according to
Data after protocol conversion execute the operational order to CF card 30.
In a kind of specific embodiment of this specification embodiment, the logical device 20 specifically can be by with lower section
Formula sends execution operation to CPU 10 by lpc bus and refers in the case where the operational order is the operation for CF card 30
The notice of order:
In the case where the operational order is the operation for CF card 30, determine whether the operational order is write operation
Or read operation；
In the case where determining the operational order is write operation, is sent by lpc bus to CPU 10 and execute write operation
Notice；
In the case where determining the operational order is read operation, is sent by lpc bus to CPU 10 and execute read operation
Notice.
In a kind of specific embodiment of this specification embodiment, the logical device 20 specifically can be by with lower section
Formula sends the notice for executing write operation by lpc bus in the case where determining the operational order is write operation to CPU 10:
In the case where determining the operational order is write operation, CPU 10 is notified to send write-in data by lpc bus；
The CPU 10 specifically can be based on LPC agreement in the following manner after the notice for receiving logical device 20,
Data needed for sending the execution operational order to logical device 20 by lpc bus:
After the notice for receiving logical device 20, it is based on LPC agreement, is sent and is written to logical device 20 by lpc bus
Data.
In a kind of specific embodiment of this specification embodiment, the logical device 20 specifically can be by with lower section
Formula sends the notice for executing read operation by lpc bus in the case where determining the operational order is read operation to CPU 10:
In the case where determining the operational order is read operation, notify CPU 10 is sent to read address by lpc bus；
The CPU 10 specifically can be based on LPC agreement in the following manner after the notice for receiving logical device 20,
Data needed for sending the execution operational order to logical device 20 by lpc bus:
After the notice for receiving logical device 20, it is based on LPC agreement, is sent and is read to logical device 20 by lpc bus
Address.
The function of each unit and the realization process of effect are specifically detailed in the above method and correspond to step in above-mentioned apparatus
Realization process, details are not described herein.
This specification embodiment also provides a kind of computer equipment, includes at least memory, processor and is stored in
On reservoir and the computer program that can run on a processor, wherein processor realizes data above-mentioned when executing described program
Transmission method.This method includes at least:
A kind of data transmission method, which is characterized in that the described method includes:
Central processor CPU sends operational order to logical device by few number of pins lpc bus；The CPU with it is described
Logical device is connected by the lpc bus；
After logical device receives the operational order of CPU transmission, determine whether the operational order is for standard flash memory CF
The operation of card；
Logical device is held in the case where the operational order is the operation for CF card, through lpc bus to CPU transmission
The notice of row operational order；
After CPU receives the notice of logical device, it is based on LPC agreement, is sent by lpc bus to logical device and executes institute
Data needed for stating operational order；
LPC protocol conversion is CF card agreement after the data for receiving CPU transmission by logical device, and is turned according to agreement
Data after changing execute the operational order to CF card.
Fig. 6 shows one kind provided by this specification embodiment and more specifically calculates device hardware structural schematic diagram,
The equipment may include: processor 1010, memory 1020, input/output interface 1030, communication interface 1040 and bus
1050.Wherein processor 1010, memory 1020, input/output interface 1030 and communication interface 1040 are real by bus 1050
The now communication connection inside equipment each other.
Processor 1010 can use general CPU (Central Processing Unit, central processing unit), micro- place
Reason device, application specific integrated circuit (Application Specific Integrated Circuit, ASIC) or one
Or the modes such as multiple integrated circuits are realized, for executing relative program, to realize technical side provided by this specification embodiment
Case.
Memory 1020 can use ROM (Read Only Memory, read-only memory), RAM (Random Access
Memory, random access memory), static storage device, the forms such as dynamic memory realize.Memory 1020 can store
Operating system and other applications are realizing technical solution provided by this specification embodiment by software or firmware
When, relevant program code is stored in memory 1020, and execution is called by processor 1010.
Input/output interface 1030 is for connecting input/output module, to realize information input and output.Input and output/
Module can be used as component Configuration (not shown) in a device, can also be external in equipment to provide corresponding function.Wherein
Input equipment may include keyboard, mouse, touch screen, microphone, various kinds of sensors etc., output equipment may include display,
Loudspeaker, vibrator, indicator light etc..
Communication interface 1040 is used for connection communication module (not shown), to realize the communication of this equipment and other equipment
Interaction.Wherein communication module can be realized by wired mode (such as USB, cable etc.) and be communicated, can also be wirelessly
(such as mobile network, WIFI, bluetooth etc.) realizes communication.
Bus 1050 include an access, equipment various components (such as processor 1010, memory 1020, input/it is defeated
Outgoing interface 1030 and communication interface 1040) between transmit information.
It should be noted that although above equipment illustrates only processor 1010, memory 1020, input/output interface
1030, communication interface 1040 and bus 1050, but in the specific implementation process, which can also include realizing normal fortune
Other assemblies necessary to row.In addition, it will be appreciated by those skilled in the art that, it can also be only comprising real in above equipment
Component necessary to existing this specification example scheme, without including all components shown in figure.
For device embodiment, since it corresponds essentially to embodiment of the method, so related place is referring to method reality
Apply the part explanation of example.The apparatus embodiments described above are merely exemplary, wherein described be used as separation unit
The unit of explanation may or may not be physically separated, and component shown as a unit can be or can also be with
It is not physical unit, it can it is in one place, or may be distributed over multiple network units.It can be according to actual
The purpose for needing to select some or all of the modules therein to realize this specification example scheme.Ordinary skill people
Member can understand and implement without creative efforts.
Although this specification includes many specific implementation details, these are not necessarily to be construed as the model for limiting any invention
It encloses or range claimed, and is primarily used for describing the feature of the specific embodiment of specific invention.In this specification
Certain features described in multiple embodiments can also be combined implementation in a single embodiment.On the other hand, individually implementing
Various features described in example can also be performed separately in various embodiments or be implemented with any suitable sub-portfolio.This
Outside, although feature can work in certain combinations as described above and even initially so be claimed, institute is come from
One or more features in claimed combination can be removed from the combination in some cases, and claimed
Combination can be directed toward the modification of sub-portfolio or sub-portfolio.
Similarly, although depicting operation in the accompanying drawings with particular order, this is understood not to require these behaviour
Make the particular order shown in execute or sequentially carry out or require the operation of all illustrations to be performed, to realize desired knot
Fruit.In some cases, multitask and parallel processing may be advantageous.In addition, the various system modules in above-described embodiment
Separation with component is understood not to be required to such separation in all embodiments, and it is to be understood that described
Program assembly and system can be usually integrated in together in single software product, or be packaged into multiple software product.
The specific embodiment of theme has been described as a result,.Other embodiments are within the scope of the appended claims.?
In some cases, the movement recorded in claims can be executed in different order and still realize desired result.This
Outside, the processing described in attached drawing and it is nonessential shown in particular order or sequential order, to realize desired result.In certain realities
In existing, multitask and parallel processing be may be advantageous.
The foregoing is merely the preferred embodiments of this specification embodiment, do not implement to limit this specification
Example, all within the spirit and principle of this specification embodiment, any modification, equivalent substitution, improvement and etc. done should all include
Within the scope of the protection of this specification embodiment.
Claims (10)
1. a kind of data transmission method, which is characterized in that the described method includes:
Central processor CPU sends operational order to logical device by few number of pins lpc bus；The CPU and the logic
Device is connected by the lpc bus；
After logical device receives the operational order of CPU transmission, determine whether the operational order is for standard flash memory CF card
Operation；
Logical device executes behaviour to CPU transmission in the case where the operational order is the operation for CF card, through lpc bus
Make the notice instructed；
After CPU receives the notice of logical device, it is based on LPC agreement, is sent by lpc bus to logical device and executes the behaviour
Instruct required data；
Logical device receive CPU transmission data after, by LPC protocol conversion be CF card agreement, and according to protocol conversion after
Data, the operational order is executed to CF card.
2. in the operational order being the operation for CF card the method according to claim 1, wherein described
In the case of, the notice for executing operational order is sent to CPU by lpc bus, comprising:
In the case where the operational order is the operation for CF card, determine whether the operational order is write operation or reads to grasp
Make；
In the case where determining the operational order is write operation, the notice for executing write operation is sent to CPU by lpc bus；
In the case where determining the operational order is read operation, the notice for executing read operation is sent to CPU by lpc bus.
3. according to the method described in claim 2, it is characterized in that, described determining the case where operational order is write operation
Under, the notice for executing write operation is sent to CPU by lpc bus, comprising:
In the case where determining the operational order is write operation, CPU is notified to send write-in data by lpc bus；
After the notice for receiving logical device, it is based on LPC agreement, is sent described in execution by lpc bus to logical device
Data needed for operational order, comprising:
After the notice for receiving logical device, it is based on LPC agreement, write-in data are sent to logical device by lpc bus.
4. according to the method described in claim 3, it is characterized in that, it is described receive CPU transmission data after, LPC is assisted
View is converted to CF card agreement, and according to the data after protocol conversion, executes the operational order to CF card, comprising:
It is CF card agreement by LPC protocol conversion, and said write data are written after the write-in data for receiving CPU transmission
CF card.
5. according to the method described in claim 2, it is characterized in that, described determining the case where operational order is read operation
Under, the notice for executing read operation is sent to CPU by lpc bus, comprising:
In the case where determining the operational order is read operation, notify CPU is sent to read address by lpc bus；
After the notice for receiving logical device, it is based on LPC agreement, is sent described in execution by lpc bus to logical device
Data needed for operational order, comprising:
After the notice for receiving logical device, it is based on LPC agreement, is sent by lpc bus to logical device and reads address.
6. according to the method described in claim 5, it is characterized in that, it is described receive CPU transmission data after, LPC is assisted
View is converted to CF card agreement, and according to the data after protocol conversion, executes the operational order to CF card, comprising:
It is CF card agreement by LPC protocol conversion, and from the reading address of CF card after the reading for receiving CPU transmission
Data are read, CPU is sent to by lpc bus.
7. a kind of data transmission device, which is characterized in that described device includes: central processor CPU, logical device and standard
Flash memory CF card；
Central processor CPU sends operational order to logical device by few number of pins lpc bus；The CPU and the logic
Device is connected by the lpc bus；
After logical device receives the operational order of CPU transmission, determine whether the operational order is for standard flash memory CF card
Operation；
Logical device executes behaviour to CPU transmission in the case where the operational order is the operation for CF card, through lpc bus
Make the notice instructed；
After CPU receives the notice of logical device, it is based on LPC agreement, is sent by lpc bus to logical device and executes the behaviour
Instruct required data；
Logical device receive CPU transmission data after, by LPC protocol conversion be CF card agreement, and according to protocol conversion after
Data, the operational order is executed to CF card.
8. device according to claim 7, which is characterized in that the logical device is especially by following manner in the behaviour
In the case where making instruction as the operation for CF card, the notice for executing operational order is sent to CPU by lpc bus:
In the case where the operational order is the operation for CF card, determine whether the operational order is write operation or reads to grasp
Make；
In the case where determining the operational order is write operation, the notice for executing write operation is sent to CPU by lpc bus；
In the case where determining the operational order is read operation, the notice for executing read operation is sent to CPU by lpc bus.
9. device according to claim 8, which is characterized in that the logical device is especially by following manner determining
In the case where operational order is stated as write operation, the notice for executing write operation is sent to CPU by lpc bus:
In the case where determining the operational order is write operation, CPU is notified to send write-in data by lpc bus；
The CPU especially by following manner after receiving the notice of logical device, be based on LPC agreement, by lpc bus to
Data needed for logical device sends the execution operational order:
After the notice for receiving logical device, it is based on LPC agreement, write-in data are sent to logical device by lpc bus.
10. device according to claim 8, which is characterized in that the logical device is especially by following manner in determination
In the case that the operational order is read operation, the notice for executing read operation is sent to CPU by lpc bus:
In the case where determining the operational order is read operation, notify CPU is sent to read address by lpc bus；
The CPU especially by following manner after receiving the notice of logical device, be based on LPC agreement, by lpc bus to
Data needed for logical device sends the execution operational order:
After the notice for receiving logical device, it is based on LPC agreement, is sent by lpc bus to logical device and reads address.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910355655.3A CN110109857A (en) | 2019-04-29 | 2019-04-29 | A kind of data transmission method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910355655.3A CN110109857A (en) | 2019-04-29 | 2019-04-29 | A kind of data transmission method and device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110109857A true CN110109857A (en) | 2019-08-09 |
Family
ID=67487484
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910355655.3A Pending CN110109857A (en) | 2019-04-29 | 2019-04-29 | A kind of data transmission method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110109857A (en) |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5889701A (en) * | 1998-06-18 | 1999-03-30 | Xilinx, Inc. | Method and apparatus for selecting optimum levels for in-system programmable charge pumps |
| CN1818893A (en) * | 2006-03-14 | 2006-08-16 | 杭州华为三康技术有限公司 | LPC bus interface sequential conversion and converter of peripheral apparatus |
| CN101030140A (en) * | 2006-03-02 | 2007-09-05 | 中兴通讯股份有限公司 | Device and method for on-line updating fastener programm |
| CN101271441A (en) * | 2008-04-30 | 2008-09-24 | 北京星网锐捷网络技术有限公司 | Data processing system and data processing method |
| CN201159895Y (en) * | 2008-03-13 | 2008-12-03 | 华为技术有限公司 | Multi-processor connecting circuit |
| CN101477508A (en) * | 2009-02-11 | 2009-07-08 | 浪潮电子信息产业股份有限公司 | Method and system for fast downloading program based on LPC bus protocol |
| CN101620576A (en) * | 2008-06-30 | 2010-01-06 | 中兴通讯股份有限公司 | Expansion method and device for compact flash card |
| CN105095139A (en) * | 2014-05-08 | 2015-11-25 | 中兴通讯股份有限公司 | Inter-integrated circuit system and data operation and transmission method thereof |
| CN105183680A (en) * | 2015-09-18 | 2015-12-23 | 烽火通信科技股份有限公司 | FPGA chip and method for transforming PCIe interface into CF card interface |
| CN106547716A (en) * | 2016-11-01 | 2017-03-29 | 中国人民解放军国防科学技术大学 | A kind of expansion bus configuration system and method towards low pin number |
-
2019
- 2019-04-29 CN CN201910355655.3A patent/CN110109857A/en active Pending
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5889701A (en) * | 1998-06-18 | 1999-03-30 | Xilinx, Inc. | Method and apparatus for selecting optimum levels for in-system programmable charge pumps |
| CN101030140A (en) * | 2006-03-02 | 2007-09-05 | 中兴通讯股份有限公司 | Device and method for on-line updating fastener programm |
| CN1818893A (en) * | 2006-03-14 | 2006-08-16 | 杭州华为三康技术有限公司 | LPC bus interface sequential conversion and converter of peripheral apparatus |
| CN201159895Y (en) * | 2008-03-13 | 2008-12-03 | 华为技术有限公司 | Multi-processor connecting circuit |
| CN101271441A (en) * | 2008-04-30 | 2008-09-24 | 北京星网锐捷网络技术有限公司 | Data processing system and data processing method |
| CN101620576A (en) * | 2008-06-30 | 2010-01-06 | 中兴通讯股份有限公司 | Expansion method and device for compact flash card |
| CN101477508A (en) * | 2009-02-11 | 2009-07-08 | 浪潮电子信息产业股份有限公司 | Method and system for fast downloading program based on LPC bus protocol |
| CN105095139A (en) * | 2014-05-08 | 2015-11-25 | 中兴通讯股份有限公司 | Inter-integrated circuit system and data operation and transmission method thereof |
| CN105183680A (en) * | 2015-09-18 | 2015-12-23 | 烽火通信科技股份有限公司 | FPGA chip and method for transforming PCIe interface into CF card interface |
| CN106547716A (en) * | 2016-11-01 | 2017-03-29 | 中国人民解放军国防科学技术大学 | A kind of expansion bus configuration system and method towards low pin number |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20130268708A1 (en) | Motherboard test device and connection module thereof | |
| CN102834806B (en) | System architecture management equipment, system architecture management method and program | |
| US20040078179A1 (en) | Logic verification system | |
| CN104407882B (en) | A kind of board card device | |
| CN105790830B (en) | Optical module is in position detecting method and device | |
| CN108563579A (en) | White-box testing method, apparatus, system and storage medium | |
| CN113254284B (en) | Chip testing method, device, apparatus, storage medium and program product | |
| CN105940384A (en) | Universal serial bus emulation of peripheral devices | |
| CN108052449B (en) | Operating system running state detection method and device | |
| KR20210000648A (en) | Method, apparatus, electronic device and computer readable storage medium for supporting communication among chips | |
| CN114338493A (en) | NCSI test method, system, device and storage medium based on network protocol stack | |
| CN108694052A (en) | A kind of firmware upgrade method, device for upgrading firmware and firmware upgrade system | |
| CN113703407A (en) | Method, system and equipment for constructing robot production line operating system based on digital twin | |
| CN116032746B (en) | Information processing method and device of resource pool, storage medium and electronic device | |
| CN110968004B (en) | Cable test system based on FPGA prototype verification development board | |
| CN110109857A (en) | A kind of data transmission method and device | |
| CN106488429A (en) | The processing method and processing device of client identification module SIM | |
| CN112885403B (en) | Function test method, device and equipment of Flash controller | |
| CN214703812U (en) | Test apparatus and test system | |
| CN113656152A (en) | Local simulation method, system, medium and electronic device based on container cloud environment | |
| CN106650006B (en) | Debugging method and system of programmable logic device and electronic design automation terminal | |
| US9811629B2 (en) | Circuit information generating apparatus and circuit information generating system | |
| CN105740007B (en) | A kind of the plug-in unit stowage and device of PCI-E device | |
| CN117436405B (en) | Simulation verification method and device and electronic equipment | |
| CN113608935B (en) | Method, system, equipment and medium for testing network card |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190809 |