CN110098826A - The detection method of chip circuit and its state of a control, electronic equipment and medium - Google Patents
The detection method of chip circuit and its state of a control, electronic equipment and medium Download PDFInfo
- Publication number
- CN110098826A CN110098826A CN201910321414.7A CN201910321414A CN110098826A CN 110098826 A CN110098826 A CN 110098826A CN 201910321414 A CN201910321414 A CN 201910321414A CN 110098826 A CN110098826 A CN 110098826A
- Authority
- CN
- China
- Prior art keywords
- circuit
- pull
- pin
- state
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/14—Modifications for compensating variations of physical values, e.g. of temperature
Landscapes
- Power Sources (AREA)
Abstract
The invention discloses a kind of detection methods of chip circuit state of a control, the chip circuit includes pull-up circuit and pull-down circuit, it include: when entering the level query pattern of the pin, the pin and the connection of the pull-up circuit corresponding power supply are detected respectively and the second electrical level state of the first level state of when pin ground wire corresponding with the pull-down circuit disconnects pin and pin power supply disconnection corresponding with the pull-up circuit and when pin corresponding with pull-down circuit ground wire connection pin；Exit the level query pattern, it controls the corresponding power supply of the pull-up circuit and the corresponding ground wire of the pull-down circuit and the pin disconnects, and determine the level control circuit to the state of a control of the pin according to first level state and the second electrical level state.The invention also discloses a kind of chip circuit, electronic equipment and computer readable storage mediums.Present invention reduces the power consumptions of chip circuit.
Description
Technical field
The present invention relates to electronic technology field more particularly to a kind of detection methods of chip circuit state of a control, chip electricity
Road, electronic equipment and computer readable storage medium.
Background technique
Currently, chip needs inquiry button when chip is connected with the level control circuits such as key circuit or switching circuit
The corresponding pin status of circuit is 1 or 0 (i.e. high level or low level), for judging and the external level control circuit of pin
It is to disconnect or connect (switch key whether such as user presses external circuits), to execute corresponding control program.Generally,
It (by key pressing or is closed the switch) when the level control circuit closure of chip connection, will increase system power dissipation.
Summary of the invention
The main purpose of the present invention is to provide a kind of detection methods of chip circuit state of a control, chip circuit, electronics
Equipment and computer readable storage medium reduce the power consumption of chip circuit.
To achieve the above object, the present invention provides a kind of chip circuit, and the chip circuit includes chip, level control electricity
Road and level sensitive circuit, wherein the level control circuit is connected to control the electricity of the pin with the pin of the chip
Level state, the level sensitive circuit include pull-up circuit and pull-down circuit, and the pull-up circuit and pull-down circuit are connected to
The pin, with the pin successively select one be connected with the pull-up circuit, pull-down circuit when detect the level of the pin
State.
Optionally, the pull-up circuit includes power supply, pull-up resistor and pull-up switch, the pull-up resistor, pull-up switch
It is series between the power supply and the pin, the pull-up switch connect or breaks with the power supply for controlling the pin
It opens；The pull-down circuit includes pull down resistor, is pulled down switch and ground wire, and the pull down resistor, pulling down switch is series at the pipe
Between foot and the ground wire, described pull down switch is connected or disconnected for controlling the pin with the ground wire.
Optionally, the pull-up switch is set between the pull-up resistor and the power supply or the pull-up switch
It is set between the pull-up resistor and the pin；It is described pull down switch be set to the pull down resistor and the ground wire it
Between or described pull down switch be set between the pull down resistor and the pin.
To achieve the above object, the present invention provides a kind of detection method of chip circuit state of a control, the chip circuit
Including chip, level control circuit and level sensitive circuit, wherein the pin phase of the level control circuit and the chip
Even, the level sensitive circuit includes pull-up circuit and pull-down circuit, and the pull-up circuit and pull-down circuit are connected to described
Pin, detection method includes the following steps for the chip controls state:
When entering the level query pattern of the pin, pin electricity corresponding with the pull-up circuit is detected respectively
First level state of the pin and described when source connection and the pin corresponding with pull-down circuit ground wire disconnection
Described in when the pin and corresponding power supply disconnection of the pull-up circuit and pin ground wire corresponding with the pull-down circuit connects
The second electrical level state of pin；
The level query pattern is exited, controls the corresponding power supply of the pull-up circuit and the pull-down circuit correspondingly
Line and the pin disconnect, and determine the level control circuit according to first level state and the second electrical level state
To the state of a control of the pin.
Optionally, the pull-up circuit includes power supply, pull-up resistor and pull-up switch, the pull-up resistor, pull-up switch
It is series between the power supply and the pin；The pull-down circuit includes pull down resistor, is pulled down switch and ground wire, the drop-down
Resistance, pulling down switch is series between the pin and the ground wire, and the detection method of the chip circuit state of a control includes:
It controls the pull-up switch closure or opens the on-off to realize pin power supply corresponding with the pull-up circuit；
The closure that pulls down switch described in control is opened to realize the on-off of pin ground wire corresponding with the pull-down circuit.
Optionally, described that the level control circuit is determined according to first level state and the second electrical level state
Include: to the step of state of a control of the pin
When first level state is high level and the second electrical level state is low level, the level control is determined
The state of a control of circuit processed is off-state, otherwise, it determines the state of a control of the level control circuit is closed state.
Optionally, the detection method of the chip circuit state of a control further include:
In the incoming level jump for detecting the pin, into the level query pattern；
Alternatively, entering the level query pattern according to prefixed time interval.
Optionally, described that the level control circuit is determined according to first level state and the second electrical level state
State of a control the step of after, further includes:
The chip determines control model according to the state of a control of pin described at least one and executes.
To achieve the above object, the present invention also provides a kind of electronic equipment, the electronic equipment includes core as described above
The chip of piece circuit, the chip circuit includes:
The chip circuit control that memory, processor and being stored in can be run on the memory and on the processor
Such as said chip is realized when the detection program of the detection program of state, the chip circuit state of a control is executed by the processor
The step of detection method of circuit control state.
To achieve the above object, the present invention also provides a kind of computer readable storage medium, the computer-readable storages
The detection program of chip circuit state of a control is stored on medium, the detection program of the chip circuit state of a control is by processor
The step of detection method such as above-mentioned chip circuit state of a control is realized when execution.
Detection method, chip circuit and the computer-readable storage medium of chip circuit state of a control provided by the invention
Matter detects pin power supply corresponding with the pull-up circuit respectively and connects when entering the level query pattern of the pin
The first level state and the pin of the pin when corresponding with the pull-down circuit ground wire disconnection of logical and described pin
And the corresponding power supply of the pull-up circuit disconnects and when pin corresponding with pull-down circuit ground wire connection pin
Second electrical level state；The level query pattern is exited, the corresponding power supply of the pull-up circuit and the pull-down circuit are controlled
Corresponding ground wire and the pin disconnect, and determine the level according to first level state and the second electrical level state
State of a control of the control circuit to the pin.In this way, reducing the power consumption of chip circuit.
Detailed description of the invention
Fig. 1 is the hardware running environment schematic diagram for the embodiment terminal that the embodiment of the present invention is related to；
Fig. 2 is the flow diagram of the detection method first embodiment of chip circuit state of a control of the present invention；
Fig. 3 is the flow diagram of the detection method second embodiment of chip circuit state of a control of the present invention；
Fig. 4 is the chip circuit structure schematic diagram of the detection method of chip circuit state of a control of the present invention；
Fig. 5 is another chip circuit structure schematic diagram of the detection method of chip circuit state of a control of the present invention.
The embodiments will be further described with reference to the accompanying drawings for the realization, the function and the advantages of the object of the present invention.
Specific embodiment
It should be appreciated that the specific embodiments described herein are merely illustrative of the present invention, it is not intended to limit the present invention.
The present invention provides a kind of chip circuit, reduces the power consumption of chip circuit.
As shown in figure 4, Fig. 4 is the chip circuit structure schematic diagram that the embodiment of the present invention is related to.
The chip circuit includes chip, level control circuit and level sensitive circuit, wherein the level control circuit
Be connected with the pin P of the chip to control the level state of the pin P, the level sensitive circuit include pull-up circuit and
Pull-down circuit, the pull-up circuit and pull-down circuit are connected to the pin P, with the pin successively select one with it is described on
The level state of the pin P is detected when puller circuit, pull-down circuit conducting.In the level state for not needing to detect the pin P
When, pin P can power supply VCC corresponding with pull-up circuit and the corresponding ground wire G1 disconnection of pull-down circuit.
It is integrated in the chip it should be noted that the level sensitive circuit can be part, as shown in figure 4, removing
Remaining structure division outside the corresponding power supply VCC of pull-up circuit, the corresponding ground wire G1 of pull-down circuit is integrated in chip.It should
Understand be, however not excluded that pull-up circuit and pull-down circuit are not integrated to the situation in chip.
Optionally, the pull-up circuit include power supply VCC, pull-up resistor R1 and pull-up switch S1, the pull-up resistor R1,
Pull-up switch S1 is series between the power supply VCC and the pin P, the pull-up switch S1 for control the pin P with
The power supply VCC is connected or disconnected；The pull-down circuit includes pull down resistor R2, pull down switch S2 and ground wire G1, the drop-down
Resistance R2, the S2 that pulls down switch are series between the pin P and the ground wire G1, and the S2 that pulls down switch is for controlling the pipe
Foot P is connected or disconnected with the ground wire G1.
Optionally, the pull-up switch is set between the pull-up resistor and the power supply or the pull-up switch
It is set between the pull-up resistor and the pin；It is described pull down switch be set to the pull down resistor and the ground wire it
Between or described pull down switch that be set between the pull down resistor and the pin (be one of implement exemplified by Fig. 4
Example, i.e., the described pull-up switch S1 is set between the pull-up resistor R1 and the power supply VCC, and the S2 that pulls down switch is set to
Between the pull down resistor R2 and the ground wire G1).
Optionally, referring to fig. 4, the level control circuit includes at least one control switch S3, the control switch S3
For controlling the connection or disconnection of the pin P of the level control circuit and chip.Optionally, level control circuit can be low
Level control circuit, for example, the low level control circuit includes the control switch S3 and ground wire G2, the control switch S3
One end is connected to the pin, and the other end is connected to the ground wire, when control switch S3 closure, i.e., the electricity of controllable pin P
Position becomes low level；Level control circuit is also possible to high level control circuit, for example, with reference to Fig. 5, the high level control electricity
Road includes the control switch S3, resistance R3 and power supply, and the one end the control switch S3 is connected to the pin, other end connection
To resistance R3, the resistance R3 other end connects the power supply, and when control switch S3 closure, i.e., the current potential of controllable pin P becomes
High level.It should be noted that level control circuit shown in Fig. 4 is low level control circuit.It should be understood that Fig. 4
With the structure of chip circuit shown in Fig. 5 and do not constitute a limitation of the invention, may include more more or fewer than illustrating
Component perhaps combines certain components or different component layouts.
It should be noted that pull-up switch, pull down switch with the control switch of level control circuit can be key switch,
Knife switch, triode switch etc..
The present invention provides a kind of detection method of chip circuit state of a control, reduces the power consumption of chip circuit.
As shown in Figure 1, Fig. 1 is the hardware running environment schematic diagram for the embodiment terminal that the embodiment of the present invention is related to；
The terminal of that embodiment of the invention can be a kind of chip or chip circuit, be also possible to include chip circuit electronics
Equipment.
As shown in Figure 1, the terminal may include: processor 1001, such as cpu central processing unit (central
Processing unit), memory 1002, communication bus 1003.Wherein, communication bus 1003 is for realizing each in the terminal
Connection communication between building block.Memory 1002 can be high-speed RAM random access memory (random-access
Memory), it is also possible to stable memory (non-volatile memory), such as magnetic disk storage.Memory 1002 can
The storage device that can also be independently of aforementioned processor 1001 of choosing.
It will be understood by those skilled in the art that the structure of terminal shown in Fig. 1 was not constituted to end of the embodiment of the present invention
The restriction at end may include perhaps combining certain components or different component layouts than illustrating more or fewer components.
As shown in Figure 1, as may include chip circuit control shape in a kind of memory 1002 of computer storage medium
The detection program of state.
In terminal shown in Fig. 1, processor 1001 can be used for calling the chip circuit control stored in memory 1002
The detection program of state processed, and execute following operation:
When entering the level query pattern of the pin, pin electricity corresponding with the pull-up circuit is detected respectively
First level state of the pin and described when source connection and the pin corresponding with pull-down circuit ground wire disconnection
Described in when the pin and corresponding power supply disconnection of the pull-up circuit and pin ground wire corresponding with the pull-down circuit connects
The second electrical level state of pin；
The level query pattern is exited, controls the corresponding power supply of the pull-up circuit and the pull-down circuit correspondingly
Line and the pin disconnect, and determine the level control circuit according to first level state and the second electrical level state
To the state of a control of the pin.
Further, processor 1001 can call the detection journey of the chip circuit state of a control stored in memory 1002
Sequence also executes following operation:
It controls the pull-up switch closure or opens the on-off to realize pin power supply corresponding with the pull-up circuit；
The closure that pulls down switch described in control is opened to realize the on-off of pin ground wire corresponding with the pull-down circuit.
Further, processor 1001 can call the detection journey of the chip circuit state of a control stored in memory 1002
Sequence also executes following operation:
When first level state is high level and the second electrical level state is low level, the level control is determined
The state of a control of circuit processed is off-state, otherwise, it determines the state of a control of the level control circuit is closed state.
Further, processor 1001 can call the detection journey of the chip circuit state of a control stored in memory 1002
Sequence also executes following operation:
In the incoming level jump for detecting the pin, into the level query pattern；
Alternatively, entering the level query pattern according to prefixed time interval.
Further, processor 1001 can call the detection journey of the chip circuit state of a control stored in memory 1002
Sequence also executes following operation:
The chip determines control model according to the state of a control of pin described at least one and executes.
Referring to Fig. 2, in one embodiment, the detection method of the chip circuit state of a control includes:
Step S10, when entering the level query pattern of the pin, the pin and the pull-up circuit are detected respectively
First level state of pin when corresponding power supply is connected to and pin ground wire corresponding with the pull-down circuit disconnects,
And the pin and corresponding power supply disconnection of the pull-up circuit and pin ground wire corresponding with the pull-down circuit connects
The second electrical level state of pin when connecing.
In the present embodiment, embodiment terminal can be a kind of chip or chip circuit, be also possible to include chip circuit
Electronic equipment.
The power consumption sensitive devices such as internet-of-things terminal often use a battery to need the standby several years, average standby current requirement
It can only be few tens of microamps between hundreds of microamperes, many terminal devices need the control using variable conditions such as button, configuration switches
System input is to be arranged equipment mode, equipment running status etc..The input of the states such as conventional button, switch, monitoring of tools are all made of knowledge
The mode of other chip pin input low and high level judges that switch is to close or open.When these control switches closure, power supply is logical
It crosses resistance and control switch generates electric current over the ground, increase system power dissipation, when especially switching long secondary closure (such as key is one
The toggle switch of fixed setting), then current drain can be carried out always, which is to carry out invalid loss always.If electric
Source is 3.3V, and resistance is 10K Ω, then electric current is 3.3V/10K Ω=330uA when pressing the button, for an average stand-by power consumption
For only hundreds of microamperes of chip circuit, this current loss is very serious.
For common chip, chip pin is generally integrated with pull-up resistor and pull down resistor, when control switch is long
When secondary closure, these resistance will result in current loss.
Optionally, the chip circuit includes chip, level control circuit and level sensitive circuit, wherein the level
Control circuit is connected with the pin of the chip, and the level sensitive circuit includes pull-up circuit and pull-down circuit, the pull-up
Circuit and pull-down circuit are connected to the pin.Pull-up circuit includes pull-up resistor and corresponding power supply, pull-down circuit include
Pull down resistor and corresponding ground wire.
In the level state of the pin without detection chip, when with the opening and closing of the control switch of decision level control circuit,
The chip pin that the corresponding power supply of control pull-up circuit is connect with pull-up circuit disconnects, and the corresponding ground wire of control pull-down circuit
It is disconnected with the pin.In this way, the power consumption for reducing chip circuit can be realized.
When entering the level query pattern of the pin, then to detect the pin respectively corresponding with the pull-up circuit
First level state of the pin, Yi Jisuo when power supply is connected to and pin ground wire corresponding with the pull-down circuit disconnects
State pin and the corresponding power supply disconnection of the pull-up circuit and pin ground wire connection corresponding with pull-down circuit when institute
State the second electrical level state of pin.It can be that the corresponding power supply of control pull-up circuit is connected to pin, while controlling drop-down electricity
The corresponding ground wire in road and pin disconnect, and detect the level state of pin at this time as the first level state；And in control
The corresponding power supply of puller circuit and pin disconnect, while controlling the corresponding ground wire of pull-down circuit and being connected to pin, detect at this time
The level state of pin is as second electrical level state.
The first level state is first detected it should be noted that can be, then detects second electrical level state.It is also possible to first examine
Second electrical level state is surveyed, then detects the first level state.
Optionally, the pull-up circuit includes power supply, pull-up resistor and pull-up switch, the pull-up resistor, pull-up switch
Be series between the power supply and the pin, wherein the pull-up switch be set to the pull-up resistor and the power supply it
Between or the pull-up switch be set between the pull-up resistor and the pin；The pull-down circuit include pull down resistor,
It pulls down switch and ground wire, the pull down resistor, pulling down switch is series between the pin and the ground wire, wherein under described
Drag switch is set between the pull down resistor and the ground wire or described pull down switch is set to the pull down resistor and institute
It states between pin.
It can be closed or open by controlling the pull-up switch, to realize that control pin is corresponding with the pull-up circuit
The connection or disconnection of power supply；Can by control described in pull down switch closure or open to realize pin and the pull-down circuit
The connection or disconnection of corresponding ground wire.
Step S20, the level query pattern is exited, the corresponding power supply of the pull-up circuit and the pull-down circuit are controlled
Corresponding ground wire and the pin disconnect, and determine the level according to first level state and the second electrical level state
State of a control of the control circuit to the pin.
After detection obtains the first level state and the second electrical level state of pin, level query pattern is exited, in control
The chip pin that the corresponding power supply of puller circuit is connect with pull-up circuit disconnects, and the corresponding ground wire of control pull-down circuit and the pipe
Foot disconnects, and avoids source current from causing to be lost over the ground by resistance, to reduce the power consumption of chip circuit.
After obtaining the first level state and second electrical level state, it can be sentenced according to the first level state and second electrical level state
The disconnected state of a control with level control circuit.In first level state be high level and the second electrical level state is low electricity
Usually, the state of a control for determining the level control circuit is the off-state (control i.e. between level control circuit and pin
Switch disconnects), otherwise, it determines the state of a control of the level control circuit is closed state (i.e. level control circuit and pin
Between control switch closure), i.e., except the first level state be high level, second electrical level state be low level level state group
Outside closing, the combination of remaining level state is determined as closed state, and such as the first level state is high level, second electrical level state is high
Level or the first level state are low level, second electrical level state is low level, the control shape of equal decision level control circuit
State is closed state.
It should be noted that no matter level control circuit is high level control circuit or low level control circuit, work as level
When the control switch of control circuit disconnects the connection with pin, at this moment the level state of pin is only and the pull-up circuit that is connected therewith
Or the input of pull-down circuit is related.When the control switch of level control circuit is disconnected with the connection of pin, detect the
One level state is necessarily high level, and second electrical level state is necessarily low level.And when level control circuit control switch with
When the connection of pin, at this moment the level state of pin is then related with the input of level control circuit, because being unable to get first
When level state is high level, second electrical level state is low level combination.
In this way, only need to be that closure is gone back needing the control switch for inquiring level control circuit corresponding with chip pin currently
It is when disconnection, control pin successively selects a level state that pin is connected and detected with the pull-up circuit, pull-down circuit,
And then control pin at remaining and be not turned on pull-up circuit, pull-down circuit, the power consumption for reducing chip circuit can be realized
While, and inquiry of the chip to the open and-shut mode of the control switch of level control circuit is not influenced.
Optionally, before not entering level query pattern, it can be to exist in the incoming level for detecting the pin and jump
When becoming situation, then enters the level query pattern, detect the first level state and second electrical level state, successively to determine level
The open and-shut mode of the control switch of control circuit.It should be noted that when the control switch of the level control circuit is by being closed
When going off, or changeing from disconnected to closed, the incoming level of the pin can be jumped.
Optionally, before not entering level query pattern, it can be every prefixed time interval and enter the electricity
Flat query pattern.The prefixed time interval can be every 1 second, every five seconds clock, every 10 seconds etc..
In one embodiment, enter the pin level query pattern when, detect respectively the pin and it is described on
First electricity of pin when the corresponding power supply of puller circuit is connected to and pin ground wire corresponding with the pull-down circuit disconnects
Level state and the corresponding power supply of the pin and the pull-up circuit disconnect and the pin is corresponding with the pull-down circuit
The second electrical level state of ground wire pin when connecting；The level query pattern is exited, it is corresponding to control the pull-up circuit
Power supply and the corresponding ground wire of the pull-down circuit and the pin disconnect, and according to first level state and second electricity
Level state determines the level control circuit to the state of a control of the pin.It is led in this way, drop-down on chip pin is effectively reduced
Cause useless quiescent dissipation loss, increase the system standby time, this even for the insensitive large scale equipment of power consumption for, if
There are the tens of thousands of pins of input, the effect for reducing power consumption is also and its considerable.
In a second embodiment, described according to described first as shown in figure 3, on the basis of above-mentioned embodiment shown in Fig. 2
After the step of level state and the second electrical level state determine the state of a control of the level control circuit, further includes:
Step S30, the described chip determines control model according to the state of a control of pin described at least one and executes.
In the present embodiment, the general chip pin with level control circuit, chip interior is provided with corresponding journey
Sequence with the difference inputted according to the level caused by the control switch closing or opening of level control circuit, and executes different
Control model.
Optionally, the chip at least has a pin there are corresponding level control circuits.
When terminal determines the state of a control of level control circuit according to the first level state and second electrical level state (with pipe
Foot connection disconnects), corresponding control model can be searched according to obtained state of a control is determined and execute.For example, the level
Control circuit can be an initializing circuit, when terminal determines that current state of a control is closed state, then enter initial
Change mode, and initialization program is executed, initialize chip.
In addition, the present invention also proposes a kind of electronic equipment, which is characterized in that the electronic equipment includes core as described above
Piece circuit, the chip of the chip circuit include memory, processor and storage on a memory and can run on a processor
Chip circuit state of a control detection program, it is real when the processor executes the detection program of the chip circuit state of a control
The step of detection method of chip circuit state of a control now as described above in Example.
In addition, the present invention also proposes that a kind of computer readable storage medium, the computer readable storage medium include core
When the detection program of the detection program of piece circuit control state, the chip circuit state of a control is executed by processor realize such as with
Described in upper embodiment the step of the detection method of chip circuit state of a control.
The serial number of the above embodiments of the invention is only for description, does not represent the advantages or disadvantages of the embodiments.
Through the above description of the embodiments, those skilled in the art can be understood that above-described embodiment side
Method can be realized by means of software and necessary general hardware platform, naturally it is also possible to by hardware, but in many cases
The former is more preferably embodiment.Based on this understanding, technical solution of the present invention substantially in other words does the prior art
The part contributed out can be embodied in the form of software products, which is stored in one as described above
In storage medium (such as ROM/RAM, magnetic disk, CD), including some instructions are used so that a terminal device (can be TV
Machine, mobile phone, computer, server, air conditioner or network equipment etc.) execute method described in each embodiment of the present invention.
The above is only a preferred embodiment of the present invention, is not intended to limit the scope of the invention, all to utilize this hair
Equivalent structure or equivalent flow shift made by bright specification and accompanying drawing content is applied directly or indirectly in other relevant skills
Art field, is included within the scope of the present invention.
Claims (10)
1. a kind of chip circuit, which is characterized in that the chip circuit includes chip, level control circuit and level detection electricity
Road, wherein the level control circuit is connected to control the level state of the pin, the level with the pin of the chip
Detection circuit includes pull-up circuit and pull-down circuit, and the pull-up circuit and pull-down circuit are connected to the pin, in institute
It states pin and successively selects a level state for detecting the pin when being connected with the pull-up circuit, pull-down circuit.
2. chip circuit as described in claim 1, which is characterized in that the pull-up circuit include power supply, pull-up resistor and on
Drag switch, the pull-up resistor, pull-up switch are series between the power supply and the pin, and the pull-up switch is for controlling
The pin is connected or disconnected with the power supply；The pull-down circuit includes pull down resistor, is pulled down switch and ground wire, the drop-down
Resistance, pulling down switch is series between the pin and the ground wire, it is described pull down switch for control the pin with it is described
Ground wire connects or disconnects.
3. chip circuit as claimed in claim 2, which is characterized in that the pull-up switch is set to the pull-up resistor and institute
It states between power supply or the pull-up switch is set between the pull-up resistor and the pin；The setting that pulls down switch
Between the pull down resistor and the ground wire or it is described pull down switch be set to the pull down resistor and the pin it
Between.
4. a kind of detection method of chip circuit state of a control, which is characterized in that the chip circuit includes chip, level control
Circuit and level sensitive circuit, wherein the level control circuit is connected with the pin of the chip, the level sensitive circuit
Including pull-up circuit and pull-down circuit, the pull-up circuit and pull-down circuit are connected to the pin, the chip controls shape
Detection method includes the following steps for state:
When entering the level query pattern of the pin, pin power supply corresponding with the pull-up circuit is detected respectively and is connected
The first level state and the pin of the pin when corresponding with the pull-down circuit ground wire disconnection of logical and described pin
And the corresponding power supply of the pull-up circuit disconnects and when pin corresponding with pull-down circuit ground wire connection pin
Second electrical level state；
Exit the level query pattern, control the corresponding power supply of the pull-up circuit and the corresponding ground wire of the pull-down circuit with
The pin disconnects, and determines the level control circuit to institute according to first level state and the second electrical level state
State the state of a control of pin.
5. the detection method of the chip circuit state of a control as described in claim requires 4, which is characterized in that the pull-up circuit
Including power supply, pull-up resistor and pull-up switch, the pull-up resistor, pull-up switch be series at the power supply and the pin it
Between；The pull-down circuit includes pull down resistor, is pulled down switch and ground wire, and the pull down resistor, pulling down switch is series at the pipe
Between foot and the ground wire, the detection method of the chip circuit state of a control includes:
It controls the pull-up switch closure or opens the on-off to realize pin power supply corresponding with the pull-up circuit；
The closure that pulls down switch described in control is opened to realize the on-off of pin ground wire corresponding with the pull-down circuit.
6. the detection method of chip circuit state of a control as claimed in claim 4, which is characterized in that described according to described first
The step of level state and the second electrical level state determine state of a control of the level control circuit to the pin include:
When first level state is high level and the second electrical level state is low level, the level control electricity is determined
The state of a control on road is off-state, otherwise, it determines the state of a control of the level control circuit is closed state.
7. the detection method of chip circuit state of a control as claimed in claim 4, which is characterized in that the chip circuit control
The detection method of state further include:
In the incoming level jump for detecting the pin, into the level query pattern；
Alternatively, entering the level query pattern according to prefixed time interval.
8. the detection method of chip circuit state of a control as claimed in claim 4, which is characterized in that described according to described first
After the step of level state and the second electrical level state determine the state of a control of the level control circuit, further includes:
The chip determines control model according to the state of a control of pin described at least one and executes.
9. a kind of electronic equipment, which is characterized in that the electronic equipment includes chip electricity as described in any one of claims 1-3
Road, the chip of the chip circuit include memory, processor and are stored on the memory and can be on the processor
The detection program of the detection program of the chip circuit state of a control of operation, the chip circuit state of a control is held by the processor
The step of detection method of the chip circuit state of a control as described in any one of claim 4 to 8 is realized when row.
10. a kind of computer readable storage medium, which is characterized in that be stored with chip electricity on the computer readable storage medium
It realizes when the detection program of the detection program of road state of a control, the chip circuit state of a control is executed by processor as right is wanted
Described in asking any one of 4 to 8 the step of the detection method of chip circuit state of a control.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910321414.7A CN110098826A (en) | 2019-04-19 | 2019-04-19 | The detection method of chip circuit and its state of a control, electronic equipment and medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910321414.7A CN110098826A (en) | 2019-04-19 | 2019-04-19 | The detection method of chip circuit and its state of a control, electronic equipment and medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110098826A true CN110098826A (en) | 2019-08-06 |
Family
ID=67445365
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910321414.7A Pending CN110098826A (en) | 2019-04-19 | 2019-04-19 | The detection method of chip circuit and its state of a control, electronic equipment and medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110098826A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111182514A (en) * | 2019-12-11 | 2020-05-19 | 福建魔方电子科技有限公司 | Method, device, equipment and medium for realizing time-sharing multiplexing of pins |
| CN114076892A (en) * | 2021-11-25 | 2022-02-22 | 郑州中科集成电路与系统应用研究院 | Multi-path automatic testing device and method for chip |
| CN114184936A (en) * | 2021-11-30 | 2022-03-15 | 上海儒竞智控技术有限公司 | Chip continuous welding self-detection method, system, medium and chip |
| WO2023024788A1 (en) * | 2021-08-25 | 2023-03-02 | Oppo广东移动通信有限公司 | Power management circuit and control method therefor, and power management system |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6335648B1 (en) * | 1999-08-24 | 2002-01-01 | Nec Corporation | Circuit using internal pull-up/pull-down resistor during reset |
| JP2004072231A (en) * | 2002-08-02 | 2004-03-04 | Seiko Epson Corp | Semiconductor device, microcomputer, electronic apparatus, and control method of semiconductor device |
| US20050073198A1 (en) * | 2003-09-17 | 2005-04-07 | Hitachi Global Storage Technologies Netherlands, B.V | Interface circuit power reduction |
| US20110006808A1 (en) * | 2008-03-16 | 2011-01-13 | Nxp B.V. | Methods, circuits, systems and arrangements for undriven or driven pins |
| CN104270127A (en) * | 2014-09-16 | 2015-01-07 | 四川和芯微电子股份有限公司 | Pin multiplexing circuit of SOC |
| JP2017033461A (en) * | 2015-08-05 | 2017-02-09 | ローム株式会社 | Detection circuit and detection method for reversible cable, and dual roll device of host device using the same |
| JP2017041704A (en) * | 2015-08-18 | 2017-02-23 | ラピスセミコンダクタ株式会社 | Semiconductor device and invalidation method |
-
2019
- 2019-04-19 CN CN201910321414.7A patent/CN110098826A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6335648B1 (en) * | 1999-08-24 | 2002-01-01 | Nec Corporation | Circuit using internal pull-up/pull-down resistor during reset |
| JP2004072231A (en) * | 2002-08-02 | 2004-03-04 | Seiko Epson Corp | Semiconductor device, microcomputer, electronic apparatus, and control method of semiconductor device |
| US20050073198A1 (en) * | 2003-09-17 | 2005-04-07 | Hitachi Global Storage Technologies Netherlands, B.V | Interface circuit power reduction |
| JP2005092480A (en) * | 2003-09-17 | 2005-04-07 | Hitachi Global Storage Technologies Netherlands Bv | Interface circuit and electronic equipment |
| US20110006808A1 (en) * | 2008-03-16 | 2011-01-13 | Nxp B.V. | Methods, circuits, systems and arrangements for undriven or driven pins |
| CN104270127A (en) * | 2014-09-16 | 2015-01-07 | 四川和芯微电子股份有限公司 | Pin multiplexing circuit of SOC |
| JP2017033461A (en) * | 2015-08-05 | 2017-02-09 | ローム株式会社 | Detection circuit and detection method for reversible cable, and dual roll device of host device using the same |
| JP2017041704A (en) * | 2015-08-18 | 2017-02-23 | ラピスセミコンダクタ株式会社 | Semiconductor device and invalidation method |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111182514A (en) * | 2019-12-11 | 2020-05-19 | 福建魔方电子科技有限公司 | Method, device, equipment and medium for realizing time-sharing multiplexing of pins |
| CN111182514B (en) * | 2019-12-11 | 2023-06-30 | 福建魔方电子科技有限公司 | Method, device, equipment and medium for realizing pin time-sharing multiplexing |
| WO2023024788A1 (en) * | 2021-08-25 | 2023-03-02 | Oppo广东移动通信有限公司 | Power management circuit and control method therefor, and power management system |
| CN114076892A (en) * | 2021-11-25 | 2022-02-22 | 郑州中科集成电路与系统应用研究院 | Multi-path automatic testing device and method for chip |
| CN114076892B (en) * | 2021-11-25 | 2023-12-05 | 郑州中科集成电路与系统应用研究院 | Multi-path automatic testing device and method for chip |
| CN114184936A (en) * | 2021-11-30 | 2022-03-15 | 上海儒竞智控技术有限公司 | Chip continuous welding self-detection method, system, medium and chip |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110098826A (en) | The detection method of chip circuit and its state of a control, electronic equipment and medium | |
| KR101760354B1 (en) | Audio jack detection and configuration | |
| US10481216B1 (en) | Device for field verification of multi-device power over ethernet | |
| CN109660241A (en) | A kind of method and device adjusting touch key-press sensitivity | |
| CN108920397B (en) | Device identification method and device, storage medium and electronic device | |
| CN105353243B (en) | A kind of circuit and socket of automatic detection load access | |
| CN105088648A (en) | Washing machine control system and washing machine | |
| US20100029344A1 (en) | Headsets | |
| JP2020038528A (en) | Devices, control modules, and controller | |
| CN105491242B (en) | Mobile communication terminal and control method and device thereof | |
| CN102736995B (en) | Electronic equipment and control method for USB communication module of electronics equipment | |
| CN106921192A (en) | Terminal and electricity sharing method | |
| CN106299901A (en) | The on-off control circuit of a kind of transmitting loop and socket | |
| CN116204389B (en) | Connection state detection circuit of Type-C equipment and control method thereof | |
| CN206270863U (en) | Cmos data remove device and computer | |
| CN107329537B (en) | A kind of electrification control method and device | |
| CN102053698B (en) | Computer and network card control method | |
| CN111289817A (en) | Method, device and system for monitoring faults of electric appliance and storage medium | |
| CN103095278B (en) | Integrated circuit and control method thereof | |
| CN105227872B (en) | A kind of TV control method and separate type TV | |
| CN110780619B (en) | Circuit control method, device and equipment | |
| CN111897252B (en) | Load detection method, system and equipment | |
| CN106332250A (en) | Processing method and device for network connection of mobile terminal, and the mobile terminal | |
| CN105245840A (en) | Data forwarding method and device and camera | |
| CN105279031A (en) | Information processing method and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |