CN110021258B - Signal conversion circuit and method, driving circuit and display device - Google Patents
Signal conversion circuit and method, driving circuit and display device Download PDFInfo
- Publication number
- CN110021258B CN110021258B CN201910326991.5A CN201910326991A CN110021258B CN 110021258 B CN110021258 B CN 110021258B CN 201910326991 A CN201910326991 A CN 201910326991A CN 110021258 B CN110021258 B CN 110021258B
- Authority
- CN
- China
- Prior art keywords
- circuit
- signal
- driving
- output
- sub
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/027—Arrangements or methods related to powering off a display
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The embodiment of the invention discloses a signal conversion circuit and a signal conversion method, a driving circuit and a display device. The signal conversion circuit comprises a selection sub-circuit and an amplifying sub-circuit; the input end of the selection sub-circuit is used for accessing a driving signal, the first output end is connected to a driving signal line of the display panel, and the second output end is connected to the driving signal line of the display surface through the amplifying sub-circuit; a selection sub-circuit for outputting a driving signal from the second output terminal when the display device is turned off; and the amplifying sub-circuit is used for amplifying the driving signal output by the second output end and outputting the amplified driving amplified signal to the display panel. The embodiment of the invention solves the problem that the residual shadow is generated when the existing display device is shut down because the TFT in the display panel is difficult to be started to release charges in the shutdown process.
Description
Technical Field
The present invention relates to the field of display technology and circuit technology, and in particular, but not limited to, a signal conversion circuit and method, and a driving circuit and a display device.
Background
When the display device is turned off, it is generally required to turn on all the thin film transistors (Thin Film Transistor, abbreviated as TFTs) in the display panel to release charges, so as to avoid the phenomenon of ghost images when the display device is turned off.
The display device, during Power off, has a voltage value (V) of the clock signal that is used to turn on the TFTs clk ) It is difficult to be pulled up to a voltage value at which the TFT can be sufficiently turned on, resulting in a gate driving circuit (Gate Driver on Array, simply referred to as: GOA) cannot fully turn on TFTs in the display panel to release charges, thereby causing a defect of ghost when turned off.
Disclosure of Invention
In order to solve the technical problems, the embodiment of the invention provides a signal conversion circuit and a method, a driving circuit and a display device, and reasonably improves the circuit structure of the signal conversion circuit (L/S) by combining the shutdown time sequence of the display device, thereby solving the problem that the existing display device has the afterimage phenomenon when the display device is shut down because the shutdown process is difficult to ensure that all TFTs in the display panel are turned on to release charges.
An embodiment of the present invention provides a signal conversion circuit, including: a selection sub-circuit and an amplification sub-circuit;
The input end of the selection sub-circuit is used for accessing a driving signal, the first output end of the selection sub-circuit is connected to a driving signal line of the display panel, and the second output end of the selection sub-circuit is connected to the driving signal line of the display panel through the amplifying sub-circuit;
the selection sub-circuit is used for outputting a driving signal from the second output end when the display equipment is shut down;
the amplifying sub-circuit is used for amplifying the driving signal output by the second output end and outputting the amplified driving amplified signal to the display panel.
Optionally, in the signal conversion circuit as described above,
the selection sub-circuit is further configured to output the driving signal from the first output terminal when the display device is operating normally.
Optionally, in the signal conversion circuit as described above, the amplifying sub-circuit includes: the circuit comprises an operational amplifier, a first resistor and a second resistor;
the first input end of the operational amplifier is connected with the second output end of the selection subcircuit, the second input end of the operational amplifier is grounded through the first resistor, and the second resistor is connected between the first resistor and the output end of the operational amplifier.
Alternatively, in the signal conversion circuit as described above, the voltage value of the drive amplified signal outputted after the amplification processing by the amplifying sub-circuit is:
Wherein the V is GOA2 A voltage value of a driving amplified signal outputted from the operational amplifier, the R 1 The R is the resistance of the first resistor 2 The resistance of the second resistor is V GOA1 Is the voltage value of the driving signal of the operational amplifier.
Optionally, in the signal conversion circuit as described above, the selecting sub-circuit includes: a first path and a second path of parallel access drive signals, the first path being connected to the first output terminal, the second path being connected to the second output terminal;
the selection subcircuit is also used for conducting the first passage and disconnecting the second passage when the display equipment works normally, and disconnecting the first passage and conducting the second passage when the display equipment is shut down.
Optionally, in the signal conversion circuit as described above, further comprising: the output end is connected to the detection sub-circuit of the selection sub-circuit;
the detection sub-circuit is used for outputting a high level when the display equipment is detected to be turned off and outputting a low level when the display equipment is detected to be normally operated;
the selection sub-circuit is further configured to turn on the second path to output the driving signal from the second output terminal when the detection sub-circuit outputs a high level, and turn on the first path to output the driving signal from the first output terminal when the detection sub-circuit outputs a low level.
Optionally, in the signal conversion circuit as described above, an input terminal of the detection sub-circuit is used for accessing a logic signal;
the detection sub-circuit is further configured to output a high level when detecting that the voltage value of the input logic signal is smaller than a threshold voltage, and output a low level when detecting that the voltage value of the input logic signal is greater than or equal to the threshold voltage.
Optionally, in the signal conversion circuit as described above, the detection sub-circuit includes: the input end of the voltage detection unit is connected to the output end of the detection sub-circuit through the current trigger unit, and the output end of the voltage detection unit is grounded through a third resistor;
the current triggering unit is configured to output a first current when the voltage detecting unit detects that the voltage value of the input logic signal is smaller than a threshold voltage, so that the voltage value of the switching triggering signal output by the detecting sub-circuit is:
V p ＝I 1 *R 3 ；
wherein the V is p A voltage value of the switching trigger signal output by the detection sub-circuit, the I 1 For the current value of the first current, the R 3 Is the resistance value of the third resistor.
Optionally, in the signal conversion circuit as described above, the driving signal input to the input terminal of the selection sub-circuit includes one of: a clock signal, a noise reduction signal, and a start of frame signal.
The embodiment of the invention also provides a signal conversion method, which is executed by adopting the signal conversion circuit according to any one of the above, and comprises the following steps:
inputting a driving signal for indicating shutdown to the signal conversion circuit;
and controlling the signal conversion circuit to output the amplified driving amplified signal to the driving signal line of the display panel.
Optionally, in the signal conversion method as described above, further includes:
inputting a driving signal for instructing to execute display to the signal conversion circuit;
the signal conversion circuit is controlled to output the driving signal to a driving signal line of the display panel.
The embodiment of the invention also provides a driving circuit, which comprises: a gate drive circuit, and at least one signal conversion circuit as claimed in any one of the preceding claims, the output of each of the signal conversion circuits being connected to the input of the gate drive circuit;
the driving circuit is used for controlling the selection sub-circuit of each signal conversion circuit to output a driving signal from the second output end when the display device is shut down so as to transmit a driving amplification signal to the grid driving circuit.
Alternatively, in the driving circuit as described above,
the driving circuit is further used for controlling the selection sub-circuit of each signal conversion circuit to output a driving signal from the first output end when the display device works normally so as to transmit the driving signal to the gate driving circuit.
The embodiment of the invention also provides a display device, which comprises: a display panel, and a drive circuit as claimed in any one of the preceding claims, a gate drive circuit of the drive circuit being connected to the display panel.
Optionally, in the display device as described above, further comprising: the time schedule controller comprises a plurality of output ends for outputting driving signals, and the output ends of the time schedule controller are connected with the input ends of the signal conversion circuit;
the time schedule controller is used for transmitting a driving signal to the input end of each signal conversion circuit.
Embodiments of the present invention also provide a computer-readable storage medium storing executable instructions that, when executed by a processor, implement a signal conversion method as set forth in any one of the above.
The signal conversion circuit comprises a selection sub-circuit, an amplifying sub-circuit and a driving signal line, wherein the input end of the selection sub-circuit is connected with a driving signal, the amplifying sub-circuit is connected with the second output end of the selection sub-circuit, the first output end of the selection sub-circuit and the output end of the amplifying sub-circuit are both connected to the driving signal line of the display panel, and based on the structure of the signal conversion circuit, the driving signal is selected to be output through the second output end of the selection sub-circuit when the display device is turned off, so that the driving signal is input into the amplifying sub-circuit for amplifying, and the driving amplified signal after the amplifying processing is output to the display panel; the embodiment of the invention reasonably improves the circuit structure of the signal conversion circuit by combining the shutdown time sequence of the display device, namely, a selection sub-circuit and an amplifying sub-circuit are added in the existing circuit, and after the driving signal with the voltage value pulled down in the shutdown process is amplified by the amplifying sub-circuit, the driving signal is output to the display panel to reach the TFT (thin film transistor) starting voltage V gh The driving amplification signal of the display device can ensure enough time and voltage to turn on the TFT in the display panel when the display device is turned off and release residual charges, thereby avoiding the bad phenomenon of residual shadows when the display device is turned off.
Drawings
The accompanying drawings are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate and do not limit the invention.
FIG. 1 is a schematic diagram of a level shifter circuit in a conventional display device;
FIG. 2 is a schematic diagram showing a timing relationship of the level shifter circuit shown in FIG. 1;
fig. 3 is a schematic structural diagram of a signal conversion circuit according to an embodiment of the present invention;
fig. 4 is a schematic diagram of another signal conversion circuit according to an embodiment of the present invention;
fig. 5 is a schematic diagram of a signal conversion circuit according to another embodiment of the present invention;
fig. 6 is a schematic diagram of a structure of a signal conversion circuit according to another embodiment of the present invention;
fig. 7 is a schematic diagram of a structure of a signal conversion circuit according to another embodiment of the present invention;
FIG. 8 is a schematic diagram showing a timing relationship in the signal conversion circuit according to the embodiment shown in FIG. 7;
Fig. 9 is a flowchart of a signal conversion method according to an embodiment of the present invention;
FIG. 10 is a flowchart of another signal conversion method according to an embodiment of the present invention;
fig. 11 is a schematic structural diagram of a driving circuit according to an embodiment of the present invention;
fig. 12 is a schematic structural diagram of a display device according to an embodiment of the present invention
Fig. 13 is a flowchart of a driving method of a display device according to an embodiment of the present invention;
fig. 14 is a flowchart of another driving method of a display device according to an embodiment of the invention.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the present invention more apparent, embodiments of the present invention will be described in detail hereinafter with reference to the accompanying drawings. It should be noted that, in the case of no conflict, the embodiments and features in the embodiments may be arbitrarily combined with each other.
The steps illustrated in the flowchart of the figures may be performed in a computer system, such as a set of computer-executable instructions. Also, while a logical order is depicted in the flowchart, in some cases, the steps depicted or described may be performed in a different order than presented herein.
Fig. 1 is a schematic diagram of a level shifter circuit in a conventional display device. As shown in fig. 1, when the display device is displaying normally, the input end 50a of the Level shift (L/S) circuit 50 is configured to receive a clock signal Clk0 output from a GOA circuit of the display device, amplify the Clk0 to Clk1 by an amplifier 51, and output the Clk1 to a corresponding gate line 61 in the display panel 60 to turn on a corresponding scan line; when the display device is shut down, the voltage value V of Clk0 can appear clk0 Is pulled down rapidly, at this time, the voltage value V of Clk1 clk1 Is not pulled up to a voltage value at which the TFT can be sufficiently turned on (i.e., the turn-on voltage V of the TFT gh ) Therefore, the GOA circuit cannot fully turn on the TFTs in the display panel to release charges, and the defect of ghost occurs during shutdown.
In view of the above problems, the prior art provides a method for improving shutdown ghost phenomena by adjusting the timing, such as XAO (or XON) timing adjustment, as shown in fig. 2, which is a schematic diagram of a timing relationship of the level shifter circuit shown in fig. 1, wherein the timing adjustment XAO can make the TFT in the display panel have sufficient time to discharge, and the timing XAO is the function of L/S itself, in fig. 2, V gh V_dis is the detection voltage in L/S, V off When the detected voltage (V_dis) in the L/S drops to a certain voltage value, all GOA signals will be pulled up to V gh A voltage. However, this method has very strict timing requirements on XAO, XAO is pulled down slightly later than the voltage value V of Clk1 clk1 The drop is insufficient to turn on the TFT completely, and at this time, the remaining charge in the display panel cannot be removed for a longer discharge time.
The following specific embodiments may be combined with each other, and some embodiments may not be repeated for the same or similar concepts or processes.
Fig. 3 is a schematic structural diagram of a signal conversion circuit according to an embodiment of the present invention. The signal conversion circuit 100 provided in this embodiment may include: a selection sub-circuit 110 and an amplification sub-circuit 120.
In the signal conversion circuit 100 according to the embodiment of the present invention, the input terminal 110a of the selection sub-circuit 110 is used for accessing the driving signal, the first output terminal 110b is connected to the driving signal line 21 of the display panel 20, and the second output terminal 110c is connected to the driving signal line 21 of the display panel 20 through the amplifying sub-circuit 120.
Based on the structure of the signal conversion circuit 100 shown in fig. 3, the selection sub-circuit 110 in the embodiment of the present invention is configured to output a driving signal from the second output terminal 110c when the display device is turned off;
the amplifying sub-circuit 120 is configured to amplify the driving signal output from the second output terminal 110c, and output the amplified driving signal to the display panel.
It should be noted that, in the embodiment of the present invention, the driving signal received by the selection sub-circuit 110 of the signal conversion circuit 100 is a driving signal to be transmitted to the GOA circuit in the display panel, and the driving signal input to the input end of the selection sub-circuit 110 may include, for example, one of the following: clock signal (e.g., clk), noise reduction signal (e.g., dde or ddo), and frame start signal (e.g., STV), etc. Fig. 3 shows an example in which the driving signal is a clock signal Clk1 and the driving amplification signal is a clock amplification signal Clk 2; in practical applications, the driving signal input to the signal conversion circuit 100 may be other GOA signals used for inputting GOA signals, such as dde, ddo, or STV signals described above.
The following embodiments of the present invention take the driving signal input to the signal conversion circuit 100 as the clock signal Clk1 as an example, and describe the processing manner of the signal conversion circuit 100 provided in the embodiments of the present invention. The signal conversion circuit 100 can perform level conversion on the clock signal to be input into the GOA circuit, so that the clock signal input into the display panel can meet the timing requirements in the processes of normal display, shutdown and the like of the display panel. Note that, referring to the drawings1, in the embodiment of the present invention, the clock signal Clk1 input to the selection sub-circuit 110 is amplified, and the TFT can be turned on when the display panel is displaying normally, and the voltage value of the clock signal Clk1 can reach the turn-on voltage V of the TFT gh The method comprises the steps of carrying out a first treatment on the surface of the Generally, the voltage value of the initial clock signal Clk0 directly transmitted to the signal conversion circuit 100 by the timing controller (Timing Controller, abbreviated as T-Con) is small, for example, 3.3 volts (V), and the initial clock signal Clk0 can be amplified to reach the turn-on voltage V of the TFT on condition gh Size of V gh (i.e. V clk1 ) For example, 20V to 30V, the circuit structure of the output clock signal Clk1 after amplifying the initial clock signal Clk0 is similar to that of the prior art, and the circuit structure before obtaining the clock signal Clk1 is not shown in the signal conversion circuit 100 shown in fig. 3, and the voltage value reaches the TFT on-voltage V gh Is used as the input signal to the selection sub-circuit 110.
The selection sub-circuit 110 of the embodiment of the present invention has two output terminals, i.e., a first output terminal 110b and a second output terminal 110c, which are selectively outputted, i.e., the clock signal Clk1 received from the input terminal 110a is selectively outputted through the first output terminal 110b or the second output terminal 110c by the selection sub-circuit 110. In practical application, the selection sub-circuit 110 selects the output clock signal Clk1 at which output end is related to the operation state of the display device, and when the display device is turned off, the voltage value V of the initial clock signal Clk0 output by the T-Con circuit clk0 Will decrease rapidly, i.e. the voltage value V of the clock signal Clk1 input from the input terminal 110a of the selection sub-circuit 110 clk1 Will decrease rapidly, that is, if the input clock signal Clk1 is directly output to the display panel, the voltage value V of the clock signal Clk1 is influenced by the shutdown timing of the display device clk1 It is difficult to reach the turn-on voltage V for turning on the TFT in the display panel gh Therefore, charges cannot be sufficiently discharged to the TFT in the display panel, so that a bad phenomenon of ghost occurs at the time of shutdown, which is a problem of the prior art scheme.
For the prior artIn the signal conversion circuit 100 according to the embodiment of the present invention, the selecting sub-circuit 110 may select the clock signal Clk1 with the reduced voltage value output through the first output terminal 110b or the second output terminal 110c, and the operation mode is as follows: the selection sub-circuit 110 selects the output of the clock signal Clk1 through the second output terminal 110c thereof when the display device is turned off, and since the amplifying sub-circuit 120 is connected between the second output terminal 110c and the driving signal line 21 of the display panel 20, the clock signal Clk1 is not used as the input signal of the display panel 20, and the amplifying sub-circuit 120 connected to the second output terminal 110c receives the clock signal Clk1 and amplifies the clock signal Clk1 to obtain the voltage value V of the amplified clock amplifying signal Clk2 inside the signal converting circuit 100 clk2 Can reach the starting voltage V for starting the TFT in the display panel gh . It can be seen that although the display device is turned off, the voltage value V of the input signal (i.e., clock signal Clk 1) of the input signal conversion circuit 100 clk1 The voltage value of the output clock signal Clk1 can be raised through the amplifying sub-circuit 120 by reducing the selective output of the selecting sub-circuit 110, so that the clock amplifying signal Clk2 input into the display panel can effectively turn on the TFT to release the residual charge in the display panel, thereby improving and even eliminating the adverse phenomenon of the residual shadow when the conventional display device is turned off.
The signal conversion circuit 100 provided in the embodiment of the present invention includes a selection sub-circuit 110 having an input terminal 110a connected to a driving signal and an amplifying sub-circuit 120 connected to a second output terminal 110c of the selection sub-circuit 110, wherein both a first output terminal 110b of the selection sub-circuit 110 and an output terminal of the amplifying sub-circuit 120 are connected to a driving signal line 21 of the display panel 20, and based on the structure of the signal conversion circuit 100, the selection sub-circuit 110 selects to output the driving signal through the second output terminal 110c thereof when the display device is turned off, so as to input the driving signal to the amplifying sub-circuit 120 for amplifying, thereby outputting the amplified driving signal to the display panel 20; the embodiment of the invention reasonably improves the circuit structure of the signal conversion circuit 100 by combining the shutdown time sequence of the display deviceThat is, the selection sub-circuit 110 and the amplifying sub-circuit 120 are added in the existing circuit, and the driving signal with the voltage value pulled down in the shutdown process is amplified by the amplifying sub-circuit 120 to output to the display panel 20 to reach the TFT on-voltage V gh The driving amplification signal of (2) can ensure enough time and voltage to turn on the TFT in the display panel 20 when the display device is turned off, and release residual charges, thereby avoiding the adverse phenomenon of ghost image when the display device is turned off.
It should be noted that, in the signal conversion circuit 100 provided in the embodiment of the present invention, the selection sub-circuit 110 is further configured to output the driving signal from the first output terminal 110b when the display device is operating normally.
Also taking the driving signal as the clock signal Clk1 as an example, the above embodiment has described that the selecting sub-circuit 110 may select to output the clock signal Clk1 through the second output terminal 110c during the shutdown of the display device; in other states of the display device, such as during normal display of the display device, the selection sub-circuit 110 may also select the clock signal Clk1 output via its first output terminal 110b, where the clock signal Clk1 is used as a driving signal for performing gate line scanning in the display panel, and the voltage value V clk1 The size of (2) may be such that the TFTs in the corresponding scan lines are turned on so that the display panel achieves a normal display function.
Optionally, fig. 4 is a schematic structural diagram of another signal conversion circuit according to an embodiment of the present invention. Based on the structure of the signal conversion circuit 100 shown in fig. 3, in the signal conversion circuit 100 according to the embodiment of the present invention, the amplifying sub-circuit 120 may include: operational amplifier 121, first resistor R 1 And a second resistor R 2 。
As shown in fig. 4, the signal conversion circuit 100 has a structure in which a first input terminal 121a of an operational amplifier 121 is connected to a second output terminal 110c of a selection sub-circuit 110, a second input terminal 121b is grounded through a first resistor R1, and the first resistor R 1 A second resistor R is connected with the output end 121c of the operational amplifier 121 2 The method comprises the steps of carrying out a first treatment on the surface of the The first input terminal 121a may be a non-inverting input terminal of the operational amplifier 121, and the second input terminal 121b may beTo be the inverting input end of the operational amplifier 121, a second resistor R 2 Can be a feedback resistor R f 。
Based on the specific structure of the amplifying sub-circuit 120 in the signal conversion circuit 100 shown in fig. 4, the voltage value of the driving amplified signal outputted after the amplifying process by the amplifying sub-circuit 120 is:
in the above formula (1), V GOA2 For the voltage value of the driving amplification signal output by the operational amplifier 121, R 1 Is the resistance value of the first resistor, R 2 Is the resistance value of the second resistor, V GOA1 Is the voltage value of the driving signal of the input operational amplifier 121, V GOA1 The voltage value of the drive signal of the sub-circuit 110 is also selected for input.
In the embodiment of the present invention, the voltage value V of the driving amplified signal amplified by the amplifying sub-circuit 120 can be calculated by the above formula (1) GOA2 For example, the voltage value V of the clock amplified signal Clk2 amplified by the amplifying sub-circuit 120 can be calculated according to the formula (1) clk2 The method comprises the following steps:
in general, according to the TFT on-voltage V in the display panel gh And the voltage value V of the driving signal when the display device is shut down GOA1 The device parameters within the amplifier sub-circuit 120 may be reverse-engineered. In practical applications, as shown in FIG. 4, the positive power supply terminal of the operational amplifier 120 is connected to the power supply voltage V cc The negative power supply is grounded, and in order to let the power supply voltage V cc The power is turned off slowly when the power is turned off, and the positive power supply end passes through the first capacitor C 1 And (5) grounding.
Optionally, fig. 5 is a schematic structural diagram of a signal conversion circuit according to another embodiment of the present invention. Based on the structure of the signal conversion circuit 100 shown in fig. 4, in the signal conversion circuit 100 according to the embodiment of the present invention, the selection sub-circuit 110 may include: a first path ch1 and a second path ch2 of the drive signal are connected in parallel, wherein the first path ch1 is connected to the first output terminal 110b, and the second path ch2 is connected to the second output terminal 110c.
In the signal conversion circuit 100 according to the embodiment of the present invention, the selection sub-circuit 110 is further configured to turn on the first channel ch1 and turn off the second channel ch2 when the display device is in normal operation, and turn off the first channel ch1 and turn on the second channel ch2 when the display device is turned off.
As already described in the above embodiments, the selection sub-circuit 110 selects to output the driving signal (for example, the clock signal Clk 1) through the first output terminal 110b thereof when the display device is in normal operation, and the selection sub-circuit 110 selects to output the clock signal Clk1 through the second output terminal 110c thereof when the display device is turned off. The above operation mode of the selection sub-circuit 110 may be implemented by providing two paths inside the selection sub-circuit 110, that is, a first path ch1 and a second path ch2 in fig. 5, in practical application, the two paths may be provided with a switch, a first switch K1 is provided in the first path ch1, a second switch K2 is provided in the second path, and the operation mode of the selection sub-circuit 110 may be: when the display device is in normal operation, the first switch K1 is turned on and the second switch K2 is turned off, at this time, the first channel ch1 is in an on state, the second channel ch2 is in an off state, that is, the selection sub-circuit 110 outputs the clock signal Clk1 through the first output terminal 110b, and when the display device is estimated, the first switch K1 is turned off and the second switch K2 is turned on, at this time, the first channel ch1 is in an off state, and the second channel ch2 is in an on state, that is, the selection sub-circuit 110 outputs the clock signal Clk1 through the second output terminal 110 c.
It should be noted that, the selection sub-circuit 110 in the embodiments shown in fig. 3 to 5 of the present invention may be internally configured with a voltage value V for detecting the input clock signal Clk1 clk1 A functional module of the size, which is controlled by the voltage value V of the clock signal Clk1 clk1 It is determined whether the display device is currently in a normal operating state or in a shutdown state. In addition, the display device can also be used for detecting the working state of the display device by being arranged outside the selection sub-circuit 110Is described, the structure and function in the following embodiments are described.
Optionally, fig. 6 is a schematic structural diagram of a signal conversion circuit according to another embodiment of the present invention. Based on the structure of the signal conversion circuit 100 shown in fig. 5, the signal conversion circuit 100 according to the embodiment of the present invention may further include: the output 130a is connected to the detection sub-circuit 130 of the selection sub-circuit 110.
The detection sub-circuit 130 in the embodiment of the present invention may output a corresponding electrical signal to the selection sub-circuit 110 by detecting the current state of the display device, and the working manner thereof may be as follows: the detection sub-circuit 130 is configured to output a high level when detecting that the display device is turned off, and to output a low level when detecting that the display device is operating normally; based on the above-mentioned manner that the detection sub-circuit 130 outputs different levels, the selection sub-circuit 110 in the embodiment of the invention is further configured to turn on the second path ch2 to output the clock signal Clk1 from the second output terminal 110c when the detection sub-circuit 130 outputs a high level, and turn on the first path ch1 to output the clock signal Clk1 from the first output terminal 110b when the detection sub-circuit 130 outputs a low level.
In the signal conversion circuit 100 of the embodiment of the present invention, the input end 130b of the detection sub-circuit 130 is used for accessing the logic signal Dis, and the voltage value of the logic signal Dis is V/u Dis The current state of the display device can be reflected, for example, when the voltage value V/u of the logic signal Dis Dis When the voltage value is smaller than the preset threshold voltage, the display device is considered to be in a shutdown state, and when the voltage value V\u of the logic signal Dis Dis When the voltage is greater than or equal to the threshold voltage, the display device is considered to be in a normal operation state, i.e. the detection sub-circuit 130 is further configured to detect the voltage value V/u of the input logic signal Dis Dis When the voltage is less than the threshold voltage, a high level is output, and the selection sub-circuit 110 outputs a driving signal (for example, a clock signal Clk 1) through a second output terminal 110c thereof; also used for detecting the voltage value V/u of the input logic signal Dis Dis When the threshold voltage is greater than or equal to the threshold voltage, a low level is output, and the selection sub-circuit 110 outputs a driving signal through the first output terminal 110b thereof.
Optionally, fig. 7 is a schematic structural diagram of a signal conversion circuit according to another embodiment of the present invention. Based on the structure of the signal conversion circuit 100 shown in fig. 6, in the signal conversion circuit 100 according to the embodiment of the present invention, the detection sub-circuit 130 may include: the input end 130b is connected to the voltage detection unit 131 of the logic signal Dis, the output end of the voltage detection unit 131 is connected to the output end 130a of the detection sub-circuit 130 through the current trigger unit 132, and the output end 130a can also pass through the third resistor R 3 And (5) grounding. In addition, in the signal conversion circuit 100 shown in fig. 7, a fourth resistor R may be further disposed between the output terminal 130a and the current trigger unit 132 4 A fifth resistor R may also be provided between the second output 110c of the selection sub-circuit 110 and the first input 121a of the operational amplifier 121 5 。
In the signal conversion circuit 100 of the embodiment of the present invention, the current trigger unit 132 is configured to detect the voltage value V/u of the input logic signal Dis in the voltage detection unit 131 Dis When the voltage is smaller than the threshold voltage, a first current I is output 1 So that the voltage V of the switching trigger signal outputted by the detection sub-circuit 130 is detected p The method comprises the following steps:
V p ＝I 1 *R 3 ；(2)
in the above formula (2), V p To detect the voltage value of the switching trigger signal output by the sub-circuit 130, I 1 Is the current value of the first current, R 3 The resistance of the third resistor.
In the embodiment shown in fig. 7, a hardware implementation of the detection sub-circuit 130 is illustrated, and the signal conversion circuit in fig. 7 may operate as follows: when the display device is operating normally, the voltage value V/u of the logic signal Dis of the input voltage detection unit 131 Dis Higher, for example, the voltage value of the logic signal Dis is between 2.8V and 3.3V, the voltage detecting unit 131 detects that the voltage value belongs to the normal operating range, and at this time, the current triggering unit 132 will not be triggered to output current, the current value of the path where the current triggering unit 132 is located is considered to be 0, i.e. the output end 130a of the detecting sub-circuit 130 outputs a low level, and correspondingly, the first channel ch1 is selected to be turned on inside the selecting sub-circuit 110 to display to the display through the first output end 110b The panel outputs a driving signal (for example, a clock signal Clk 1) as the clock signal Clk1 for performing the gate line scanning in the normal display state in the display panel; when the display device is turned off, the voltage value V\u of the logic signal Dis Dis Start to fall when V/u Dis When the voltage value of the logic signal Dis falls below the threshold voltage, the trigger current trigger unit 132 outputs a certain current (i.e. outputs the first current I 1 ) At this time, the output terminal 130a of the detection sub-circuit 130 outputs a high level, i.e. outputs a switching trigger signal, and the voltage value V of the switching trigger signal p ＝I 1 *R 3 Accordingly, the selection sub-circuit 110 switches from the first channel ch1 to the second channel ch2 to output a driving signal to the amplifying sub-circuit 120 through the second output terminal 110c, and the driving signal outputs a driving amplified signal to the display panel after the amplifying process of the amplifying sub-circuit 120, thereby turning on the TFTs in the display panel to release residual charges when turned off.
As shown in fig. 8, a schematic diagram of a timing relationship in the signal conversion circuit provided in the embodiment shown in fig. 7 is shown in fig. 8, in which the timing relationship in the signal conversion circuit 100 is shown in the trend of the voltage value of the logic signal Clk1 and the logic signal Clk2 of the input signal conversion circuit 100 and the relationship in the voltage level of the clock signal Clk1 (or the clock amplifying signal Clk 2) outputted by the signal conversion circuit 100 in different states of the display device. It can be seen that the voltage value V/u of the logic signal Dis is due to the normal operation of the display device and a short period of time when the display device is turned off Dis The output of the signal conversion circuit 100 is the clock signal Clk1 in the period of time to the left of the broken line in fig. 8, which has not fallen below the threshold voltage, and the voltage value of the clock signal Clk1 output at this time is V clk1 In FIG. 8, the clock amplification signal Clk2 is not present in the partial period, when the voltage value V/u of the logic signal Dis Dis Falling below the threshold voltage, i.e., within the period of time to the right of the broken line in fig. 8, the signal conversion circuit 100 amplifies the input clock signal Clk1 to output the clock amplified signal Clk2, andthe voltage value of the clock amplified signal Clk2 is:
V clk2 ＝(1+R 2 /R 1 )V clk1 the magnitude relationship between the voltage values of the clock signal Clk1 and the clock amplifying signal Clk2 during this period is schematically shown in fig. 8.
It should be noted that, in the selection sub-circuit 110 according to the embodiment of the present invention, an operational amplifier for amplifying the switching trigger signal may be further provided to increase the sensitivity of the selection sub-circuit 110 to the switching trigger signal.
In the signal conversion circuit 100 provided in the above embodiment of the present invention, by providing the selection sub-circuit 110, the amplifying sub-circuit 120 and the detecting sub-circuit 130, the selection sub-circuit 110 can selectively turn on the first channel ch1 or the second channel ch2, that is, selectively output the driving signal through the first output terminal 110b or the second output terminal 110c, according to the level high point of the output terminal of the detecting sub-circuit 130. When the display device is operating normally, the clock signal Clk1 input to the signal conversion circuit 100 is output to the display panel through the first channel ch1, and is consistent with the output state of the current mainstream L/S circuit (refer to the L/S circuit 50 shown in fig. 1); when the display device is turned off, the logic signal Dis controls the selection sub-circuit 110 to switch the output channel of the driving signal from the first channel ch1 to the second channel ch2, and the amplifying sub-circuit 120 amplifies the voltage value of the driving signal (1+R) 2 /R 1 ) The residual charge is output to the display panel after the voltage is doubled, so that enough voltage can be used for opening the TFT in the display panel to release the residual charge, and the adverse phenomenon of residual shadow during shutdown is avoided.
Based on the signal conversion circuit 100 provided in the foregoing embodiment of the present invention, the embodiment of the present invention further provides a signal conversion method, where the signal conversion method is performed by the signal conversion circuit 100 provided in any one of the foregoing embodiments of the present invention, as shown in fig. 9, and is a flowchart of a signal conversion method provided in the foregoing embodiment of the present invention, and the driving method includes the following steps:
s310, inputting a driving signal for indicating shutdown to a signal conversion circuit;
s320, the signal conversion circuit is controlled to output the amplified driving amplified signal to the driving signal line of the display panel.
The signal conversion method according to the embodiment of the present invention is performed by the signal conversion circuit 100 in any of the implementations shown in fig. 3 to 7, and the specific structure of the signal conversion circuit 100, in which the functions implemented by the respective sub-circuits and the electronic components are described in detail in the above embodiment, will not be described herein. Also, taking the driving signal as the clock signal Clk1 as an example, the signal conversion circuit according to the above embodiment of the present invention is used for performing level conversion on the clock signal to be input to the GOA circuit, so that the voltage value of the clock signal Clk2 input to the display panel can meet the characteristics of the timing requirements during the normal display and shutdown processes of the display panel. In general, the voltage value of the initial clock signal Clk0 directly transmitted to the signal conversion circuit 100 is small, for example, 3.3V, and the start voltage V for the TFT start condition can be reached after amplifying the initial clock signal Clk0 gh Clock signals Clk1, V of magnitude gh (i.e. V clk1 ) For example, 20V to 30V, the clock signal Clk1 is an input signal of the signal conversion circuit.
When the display device is turned off, the voltage value V of the initial clock signal Clk0 output by the T-Con circuit clk0 Will decrease rapidly to make the voltage value V of the input clock signal Clk1 clk1 At this time, if the signal conversion circuit directly outputs the input clock signal Clk1 to the display panel, the voltage value V of the clock signal Clk1 is affected by the shutdown timing of the display device clk1 It is difficult to reach the turn-on voltage V for turning on the TFT in the display panel gh Therefore, charges cannot be sufficiently discharged to the TFT in the display panel, so that a bad phenomenon of ghost occurs at the time of shutdown, which is a problem of the prior art scheme.
In order to solve the above-mentioned problems in the prior art, the signal conversion circuit in the above-mentioned embodiment of the present invention is used to perform signal conversion on the input clock signal Clk1 in the following manner: when the display device is turned off, the voltage value of the clock signal Clk1 input to the signal conversion circuit is reduced more than that of normal display, so thatThe clock signal Clk1 reduced by the voltage value indicates that the display device has currently entered the shutdown process, thereby controlling the signal conversion circuit to output the amplified clock amplified signal Clk2 to the driving signal line of the display panel. Based on the structure and function of the selection sub-circuit in any one of the embodiments shown in fig. 3 to 7 of the present invention, the timing signal Clk1 outputted from the second output terminal thereof during the shutdown process is amplified by the amplifying sub-circuit, and then the clock amplified signal Clk2 is outputted to the gate of the display panel, and the voltage value V of the clock amplified signal Clk2 clk2 Can reach the starting voltage V for starting the TFT in the display panel gh . That is, the clock amplifying signal Clk2 input to the gate electrode of the TFT in the display panel can effectively turn on the TFT when the display device is turned off, so as to release the residual charges in the display panel, thereby improving or even eliminating the adverse phenomenon of the residual shadows when the existing display device is turned off.
The signal conversion method provided by the embodiment of the invention adopts the signal conversion circuit in any one of the embodiments shown in the figures 3 to 7 to perform conversion, inputs the driving signal for indicating shutdown to the signal conversion circuit, and outputs the amplified driving amplified signal to the grid electrode of the display panel by controlling the signal conversion circuit; in the signal conversion method of the embodiment of the invention, after the driving signal with the voltage value pulled down in the shutdown process is amplified by the signal conversion circuit, the driving signal is output to the display panel to reach the TFT (thin film transistor) starting voltage V gh The driving amplification signal of the display device can ensure enough time and voltage to turn on the TFT in the display panel when the display device is turned off and release residual charges, thereby avoiding the bad phenomenon of residual shadows when the display device is turned off.
It should be noted that, the flow shown in fig. 9 mainly shows a manner of performing conversion by the signal conversion circuit when the display device is turned off, and is also an improvement manner of level conversion when the existing display device is turned off. The signal conversion circuit provided in the above embodiment of the present invention may also perform corresponding operations on the display device in a normal working state, as shown in fig. 10, which is a flowchart of another signal conversion method provided in the embodiment of the present invention, and on the basis of the flowchart shown in fig. 9, the signal conversion method provided in the embodiment of the present invention may further include:
S300, inputting a driving signal for instructing to execute display to a signal conversion circuit;
s301 controls the signal conversion circuit to output the driving signal to the driving signal line of the display panel.
Also, taking the driving signal as the clock signal Clk1 as an example, the above embodiment has described that the signal conversion circuit can output the TFT on-voltage V to the display panel in the process of shutting down the display device gh Clock amplification signal Clk2 of (a); in other states of the display device, for example during normal display of the display device, the voltage value V of the clock signal Clk1 input to the signal conversion circuit clk1 Can reach TFT turn-on voltage V gh The display device can be indicated to be in a normal working state currently by a clock signal Clk1 with a normal voltage value, the input clock signal Clk1 is used for indicating the display panel to execute a normal display operation, thereby controlling the signal conversion circuit to output the clock signal Clk1 to the grid electrode of the display panel, the clock signal Clk1 is used as a driving signal for carrying out grid line scanning in the display panel, and the voltage value V of the clock signal Clk1 clk1 The size of (2) may be such that the TFTs in the corresponding scan lines are turned on so that the display panel achieves a normal display function.
Based on the signal conversion circuit 100 provided in the above embodiment of the present invention, the embodiment of the present invention further provides a driving circuit.
Fig. 11 is a schematic structural diagram of a driving circuit according to an embodiment of the present invention. The driving circuit 10 provided in the embodiment of the present invention may include: a gate drive circuit (i.e., a GOA circuit) 200, and at least one signal conversion circuit 100 as described in any of the embodiments of fig. 3-7 above, wherein an output of each signal conversion circuit 100 is connected to an input of the GOA circuit 200.
The driving circuit 10 according to the embodiment of the present invention may include a plurality of signal conversion circuits 100, where each signal conversion circuit 100 may receive one driving signal output by the T-Con circuit, and input the driving signal received by each signal conversion circuit 100, for example, a clock signal (Clk), a noise reduction signal (dde or ddo), or a frame start Signal (STV); fig. 11 illustrates 6 signal conversion circuits 100, and is exemplified by the clock signals input to these 6 signal conversion circuits 100 being clk a to Clkf, respectively, and fig. 11 illustrates 6 inputs (i.e., 200a to 200 f) in the GOA circuit 200, and each input of the GOA circuit 200 is connected to the output of the corresponding signal conversion circuit 100.
It should be noted that, the embodiment of the present invention is not limited to the signal conversion circuit 100, the number of the signal conversion circuits 100 may be determined by the number of the driving signals output by the T-Con circuit, the number of the clock signals may be 6 or 10, and the number of the clock signals is related to the cascade driving mode of the GOA circuit 200. In addition, in the embodiment of the present invention, the voltage of the clock signal Clk1 input to the signal conversion circuit 100 is referred to as the turn-on voltage V that reaches the TFT turn-on condition in the normal operation state of the display device gh Shown for example.
Based on the structure of the driving circuit 10 shown in fig. 11, the driving circuit 10 is configured to control the selection sub-circuit 110 of each signal conversion circuit 100 to output the driving signal V from the second output terminal 110c when the display device is turned off GOA1 To transmit the drive amplified signal to the GOA circuit 200.
The driving signal input to the signal conversion circuit 100 in the embodiment of the present invention may also include one of the following: a clock signal (Clk), a noise reduction signal (dde or ddo), or a start of frame Signal (STV), etc. The embodiment of the present invention will be described by taking the driving signals input to the 6 signal conversion circuits 100 as clock signals clk a to Clkf, respectively. The driving circuit 10 provided by the embodiment of the invention can reasonably scan and drive the TFTs in the display panel under different working states of the display device. According to the shutdown time sequence of the existing display panel, when the display device is shut down, all TFTs in the display panel are required to be turned on to release charges, so that the phenomenon of residual shadows when the display device is shut down can be avoided. However, when the conventional display device is turned off, since the voltage value of the clock signals Clka to Clkf outputted from the T-Con circuit is rapidly reduced, it is difficult to reach the turn-on voltage V for turning on the TFTs in the display panel gh Thus, it isThe TFT in the display panel cannot be sufficiently charged, so that a bad phenomenon of ghost occurs when the TFT is turned off, which is a problem in the prior art.
Based on the structure, the operation mode and the beneficial effects of the signal conversion circuit 100 provided in the above embodiment of the present invention, when the driving circuit 10 provided in the embodiment of the present invention is used to drive the TFT in the display panel, the clock signals clk a to Clkf with the voltage value pulled down in the shutdown process can be amplified by the signal conversion circuit 100, and then output to the display panel to reach the TFT on voltage V gh The clock amplification signal of the display device can ensure enough time and voltage to turn on the TFT in the display panel and release residual charges when the display device is turned off, thereby avoiding the bad phenomenon of residual shadows when the display device is turned off.
It should be noted that, in the driving circuit 10 provided in the embodiment of the present invention, the selecting sub-circuit 110 of each signal converting circuit 100 is further configured to output a driving signal from the first output terminal 110b to transmit the driving signal to the GOA circuit 200 when the display device is operating normally.
The above embodiment has explained that the driving circuit 10 can control the selection sub-circuit 110 of each signal conversion circuit 100 to output the clock signals clk a to Clkf from the second output terminal 110c thereof during the shutdown of the display device, and all the gate lines of the display panel can receive the TFT on voltage V based on the performance of the signal conversion circuit 100 gh Is a clock amplified signal of (a); in other states of the display device, such as during normal display of the display device, scanning of the display panel by the driving circuit 10 is required to achieve normal display operation, at which time the voltage value of the clock signals Clka-Clkf input to the display panel can reach the TFT-ON voltage V gh These clock signals clk a to Clkf are driving signals for performing the gate line scanning in the display panel, and at this time, the driving circuit 10 may output the clock signals clk a to Clkf from the first output terminal 110b by controlling the selection sub-circuit 110 of the signal conversion circuit 100, thereby transmitting the clock signals clk a to Clkf to the GOA circuit 200 to perform the corresponding scanning operation, thereby causing the display panelThe normal display function is realized.
Based on the driving circuit 10 provided in the above embodiment of the present invention, the embodiment of the present invention further provides a display device, as shown in fig. 12, which is a schematic structural diagram of the display device provided in the embodiment of the present invention. The display device provided by the embodiment of the invention comprises: the display panel 20, and the driving circuit 10 according to any of the embodiments described above, in which the GOA circuit 200 in the driving circuit 10 is connected to the display panel 20, referring to the structure of the driving circuit 10 shown in fig. 11, the input end of the driving circuit 10 includes the input ends of all the signal conversion circuits 100 in the driving circuit 10, the connection manner of the circuits in the driving circuit 10, the connection manner of the GOA circuit 200 and the display panel 20, and the manner in which the driving circuit 10 drives the display panel 20 to perform normal display and shutdown are described in detail in the above embodiments, and will not be repeated here.
In practical application, the display device provided by the embodiment of the invention further comprises: the T-Con circuit 30 includes a plurality of output terminals for outputting driving signals, and the output terminals are connected to the input terminals of the signal conversion circuits 100, the T-Con circuit 30 is configured to transmit the driving signals to the input terminals of each signal conversion circuit 100, and the driving signals output from the T-Con circuit 30 to one signal conversion circuit 100 are, for example, a clock signal (Clk 1), a noise reduction signal (dde or ddo), or a frame start Signal (STV). Only 6 output terminals (i.e., 30a to 30 f) for outputting the clock signals clk a to Clkf, respectively, in the T-Con circuit 30 are illustrated in fig. 12, and the 6 output terminals are connected to the input terminals of the corresponding signal conversion circuit 100, respectively.
It should be noted that, in the embodiment of the present invention, the number of clock signals output by the T-Con circuit 30 is not limited, for example, 6 clock signals may be output, or 10 clock signals may be output, where the number of clock signals is related to the cascade driving mode of the GOA circuit 200, and the driving signals output by the T-Con circuit 30 further include the noise reduction signals (dde and ddo) and the frame start Signal (STV) described above.
Based on the structure, the operation mode and the beneficial effects of the signal conversion circuit 100 provided in the above embodiment of the present invention, the display device provided in the embodiment of the present invention is driven by the gate When the driving circuit 10 drives the TFTs in the display panel 20, the clock signals Clka-Clkf with the voltage value pulled down in the shutdown process can be amplified by the signal conversion circuit 100 to output the TFT turn-on voltage V to the display panel 20 gh The clock amplification signal of (2) can ensure that enough time and voltage can turn on the TFTs in the display panel 20 when the display device is turned off, and residual charges are released, thereby avoiding the adverse phenomenon of residual shadows when the display device is turned off.
Based on the gate driving circuit 10 provided in the foregoing embodiment of the present invention, the embodiment of the present invention further provides a driving method of a display device, where the driving method is performed by the display device provided in any of the foregoing embodiments of the present invention, as shown in fig. 13, and is a flowchart of the driving method of the display device provided in the foregoing embodiment of the present invention, and the driving method includes the following steps:
s410, an output end of the control T-Con circuit outputs a driving signal for indicating shutdown to the signal conversion circuit;
s420, controlling the selection sub-circuit of each signal conversion circuit to output the driving signal from the second output end, amplifying the input driving signal, and outputting the amplified driving amplified signal to the display panel.
The driving method of the display device according to the embodiment of the present invention is performed by the display device according to any of the embodiments shown in fig. 12, and the specific structure of the display device, and the functions implemented by the respective circuits, sub-circuits and electronic components in the display device are described in detail in the above embodiments, so that they will not be described in detail herein. Based on the characteristics that the display device in the embodiment of the invention can reasonably scan and drive the TFTs in the display panel under different working states. According to the shutdown time sequence of the existing display device, when the display device is shut down, all TFTs in the display panel are required to be turned on to release charges, so that the phenomenon of residual shadows when the display device is shut down can be avoided. However, when the conventional display device is turned off, since the voltage value of the clock signal Clk1 outputted from the T-Con circuit is rapidly reduced, it is difficult to reach the turn-on voltage V for turning on the TFTs in the display panel gh Therefore, it is not possible to sufficiently release the TFT in the display panelThe charge, thus the bad phenomenon of the ghost appears when shutting down, the above-mentioned situation is the scheme of the prior art and existing problem.
It should be noted that, in the embodiment of the present invention, the voltage value of the clock signal Clk1 input to the signal conversion circuit is the turn-on voltage V reaching the TFT turn-on condition in the normal operation state of the display device gh Shown for example.
Based on the structure, the working mode and the beneficial effects of the signal conversion circuit provided in the above embodiment of the present invention, when the display device provided in the embodiment of the present invention is used for driving, the clock signal Clk1 with the voltage value pulled down in the shutdown process can be amplified by the signal conversion circuit, and then output to the display panel to reach the TFT on voltage V gh The clock amplifying signal Clk2 of the display panel can ensure enough time and voltage to turn on the TFT in the display panel when the display device is turned off, and release residual charges, thereby avoiding the bad phenomenon of the ghost image when the display device is turned off.
It should be noted that, the flow shown in fig. 13 mainly shows a driving mode of the driving circuit when the display device is turned off, and is also an improvement mode of the driving TFT when the existing signal conversion circuit is turned off. The driving method provided in the above embodiment of the present invention may also perform a corresponding operation on the display device in a normal working state, as shown in fig. 14, which is a flowchart of another driving method for a display device provided in the embodiment of the present invention, and on the basis of the flowchart shown in fig. 13, the driving method for a display device provided in the embodiment of the present invention may further include:
S400, an output end of the control T-Con circuit outputs a clock signal for indicating normal display to the signal conversion circuit;
s401, controlling the selection sub-circuit of each signal conversion circuit to output a driving signal from the first output terminal and to output the driving signal to the display panel.
The above embodiment has explained that the display device can control the output terminal of the T-Con circuit to output the clock signal Clk1 for indicating shutdown during shutdown, based on the performance of the signal conversion circuit, all driving signals of the display panel at this timeThe signal line can receive the TFT on voltage V gh Clock amplification signal Clk2 of (a); in other states of the display device, such as during normal display of the display device, scanning of the display panel by the GOA circuit is required to achieve normal display operation, at which time the voltage value V of the clock signal Clk1 of the display panel is input clk1 Can reach TFT turn-on voltage V gh The clock signal Clk1 is used as a driving signal for scanning the gate line in the display panel; therefore, the clock signal Clk1 for indicating normal display can also be output to the signal conversion circuit by controlling the output terminal of the T-Con circuit to perform a corresponding scan operation, thereby enabling the display panel to realize a normal display function.
The embodiment of the invention also provides a computer readable storage medium, which stores executable instructions that when executed by a processor can implement the signal conversion method provided in any of the above embodiments of the invention, or that when executed by a processor can implement the driving method of the display device provided in any of the above embodiments of the invention. The implementation manner of the computer readable storage medium provided by the embodiment of the present invention is substantially the same as the driving method of the display panel provided by the foregoing embodiment of the present invention, and will not be described herein.
Although the embodiments of the present invention are described above, the embodiments are only used for facilitating understanding of the present invention, and are not intended to limit the present invention. Any person skilled in the art can make any modification and variation in form and detail without departing from the spirit and scope of the present disclosure, but the scope of the present disclosure is to be determined by the appended claims.
Claims (16)
1. A signal conversion circuit, comprising: a detection sub-circuit, a selection sub-circuit and an amplifying sub-circuit;
The detection sub-circuit is connected with a logic signal at the input end, and the output end of the detection sub-circuit is connected with an operational amplifier in the selection sub-circuit and is used for outputting a high level when the display equipment is detected to be powered off and outputting a low level when the display equipment is detected to work normally; the voltage value of the logic signal reflects the current state of the display device, when the voltage value of the logic signal is smaller than the threshold voltage, the display device is in a shutdown state, and when the voltage value of the logic signal is larger than or equal to the threshold voltage, the display device is in a normal working state;
the input end of the selection sub-circuit is respectively connected with the detection sub-circuit and the driving signal, the first output end of the selection sub-circuit is connected with the driving signal line of the display panel, and the second output end of the selection sub-circuit is connected with the driving signal line of the display panel through the amplifying sub-circuit;
the selection sub-circuit comprises a first switch and a second switch, wherein the first switch and the second switch comprise two ends, one end of the first switch is connected with the input end of the selection sub-circuit, and the other end of the first switch is connected with the first output end; one end of the second switch is connected with the input end of the selection subcircuit, and the other end of the second switch is connected with the second output end;
The selection sub-circuit is used for turning off the first switch and turning on the second switch when the detection sub-circuit detects that the display equipment is turned off, and outputting a driving signal from the second output end; the detection sub-circuit is also used for closing the first switch and turning off the second switch when the detection sub-circuit detects that the display device works normally, and outputting the driving signal from the first output end;
the amplifying sub-circuit is used for amplifying the driving signal output by the second output end and outputting the amplified driving amplified signal to the display panel; the amplifying sub-circuit comprises an operational amplifier, wherein a positive power end of the operational amplifier is connected with a power supply voltage, and the positive power end of the operational amplifier is grounded through a first capacitor so as to slow down power failure of the power supply voltage when the power supply voltage is shut down;
and an operational amplifier for amplifying the switching trigger signal is arranged in the selection sub-circuit so as to improve the sensitivity of the selection sub-circuit to the switching trigger signal.
2. The signal conversion circuit according to claim 1, wherein,
the selection sub-circuit is further configured to output the driving signal from the first output terminal when the display device is operating normally.
3. The signal conversion circuit of claim 1, wherein the amplifying sub-circuit comprises: the circuit comprises an operational amplifier, a first resistor and a second resistor;
the first input end of the operational amplifier is connected with the second output end of the selection subcircuit, the second input end of the operational amplifier is grounded through the first resistor, and the second resistor is connected between the first resistor and the output end of the operational amplifier.
4. A signal conversion circuit according to claim 3, wherein the voltage value of the drive amplified signal outputted after the amplification processing by the amplifying sub-circuit is:
wherein the V is GOA2 A voltage value of a driving amplified signal outputted from the operational amplifier, the R 1 The R is the resistance of the first resistor 2 The resistance of the second resistor is V GOA1 Is the voltage value of the driving signal of the operational amplifier.
5. The signal conversion circuit of claim 1, wherein the selection sub-circuit comprises: a first path and a second path of parallel access drive signals, the first path being connected to the first output terminal, the second path being connected to the second output terminal;
The selection subcircuit is also used for conducting the first passage and disconnecting the second passage when the display equipment works normally, and disconnecting the first passage and conducting the second passage when the display equipment is shut down.
6. The signal conversion circuit of claim 5, wherein the selection sub-circuit is further configured to turn on the second path to output the driving signal from the second output terminal when the detection sub-circuit outputs a high level, and is further configured to turn on the first path to output the driving signal from the first output terminal when the detection sub-circuit outputs a low level.
7. The signal conversion circuit according to claim 6, wherein an input terminal of the detection sub-circuit is used for accessing a logic signal;
the detection sub-circuit is further configured to output a high level when detecting that the voltage value of the input logic signal is smaller than a threshold voltage, and output a low level when detecting that the voltage value of the input logic signal is greater than or equal to the threshold voltage.
8. The signal conversion circuit of claim 6, wherein the detection sub-circuit comprises: the input end of the voltage detection unit is connected to the output end of the detection sub-circuit through the current trigger unit, and the output end of the voltage detection unit is grounded through a third resistor;
The current triggering unit is configured to output a first current when the voltage detecting unit detects that the voltage value of the input logic signal is smaller than a threshold voltage, so that the voltage value of the switching triggering signal output by the detecting sub-circuit is:
V p ＝I 1 *R 3 ；
wherein the V is p A voltage value of the switching trigger signal output by the detection sub-circuit, the I 1 For the current value of the first current, the R 3 Is the resistance value of the third resistor.
9. The signal conversion circuit according to any one of claims 1 to 8, wherein the drive signal inputted to the input terminal of the selection sub-circuit includes one of: a clock signal, a noise reduction signal, and a start of frame signal.
10. A signal conversion method, characterized in that the signal conversion method is performed using the signal conversion circuit according to any one of claims 1 to 9, the method comprising:
inputting a driving signal for indicating shutdown to the signal conversion circuit;
and controlling the signal conversion circuit to output the amplified driving amplified signal to the driving signal line of the display panel.
11. The signal conversion method according to claim 10, further comprising:
Inputting a driving signal for instructing to execute display to the signal conversion circuit;
the signal conversion circuit is controlled to output the driving signal to a driving signal line of the display panel.
12. A driving circuit, characterized by comprising: a gate drive circuit, and at least one signal conversion circuit as claimed in any one of claims 1 to 9, an output of each of the signal conversion circuits being connected to an input of the gate drive circuit;
the driving circuit is used for controlling the selection sub-circuit of each signal conversion circuit to output a driving signal from the second output end when the display device is shut down so as to transmit a driving amplification signal to the grid driving circuit.
13. The driving circuit according to claim 12, wherein,
the driving circuit is further used for controlling the selection sub-circuit of each signal conversion circuit to output a driving signal from the first output end when the display device works normally so as to transmit the driving signal to the gate driving circuit.
14. A display device, comprising: a display panel, and a driving circuit as claimed in claim 12 or 13, a gate driving circuit of the driving circuit being connected to the display panel.
15. The display device according to claim 14, further comprising: the time schedule controller comprises a plurality of output ends for outputting driving signals, and the output ends of the time schedule controller are connected with the input ends of the signal conversion circuit;
the time schedule controller is used for transmitting a driving signal to the input end of each signal conversion circuit.
16. A computer-readable storage medium storing executable instructions which, when executed by a processor, implement the signal conversion method of claim 10 or 11.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910326991.5A CN110021258B (en) | 2019-04-23 | 2019-04-23 | Signal conversion circuit and method, driving circuit and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910326991.5A CN110021258B (en) | 2019-04-23 | 2019-04-23 | Signal conversion circuit and method, driving circuit and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110021258A CN110021258A (en) | 2019-07-16 |
| CN110021258B true CN110021258B (en) | 2023-06-02 |
Family
ID=67192220
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910326991.5A Active CN110021258B (en) | 2019-04-23 | 2019-04-23 | Signal conversion circuit and method, driving circuit and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110021258B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111243540A (en) * | 2020-02-21 | 2020-06-05 | 合肥鑫晟光电科技有限公司 | Driving method and driving circuit of display panel and display device |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11126049A (en) * | 1997-10-21 | 1999-05-11 | Toshiba Corp | Semiconductor device, semiconductor device for driving liquid crystal, and liquid crystal display device |
| US6150804A (en) * | 1999-02-03 | 2000-11-21 | Infineon Technologies Ag | Voltage regulator |
| JP2005208551A (en) * | 2003-12-25 | 2005-08-04 | Sharp Corp | Display device and driving device |
| CN1845233A (en) * | 2005-04-06 | 2006-10-11 | 中华映管股份有限公司 | LCD and method for improving its ghost phenomenon |
| CN104795040A (en) * | 2015-04-30 | 2015-07-22 | 京东方科技集团股份有限公司 | Array substrate, display device and shutdown ghost improving circuit for display device |
| CN106710566A (en) * | 2017-03-31 | 2017-05-24 | 京东方科技集团股份有限公司 | Discharging circuit, driving method and display device thereof |
| CN206293146U (en) * | 2016-11-30 | 2017-06-30 | 厦门天马微电子有限公司 | Drive element of the grid, gate driving circuit and array base palte and display panel |
| CN107731186A (en) * | 2017-10-31 | 2018-02-23 | 京东方科技集团股份有限公司 | A kind of control circuit, control method and display device |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5116359B2 (en) * | 2007-05-17 | 2013-01-09 | 株式会社半導体エネルギー研究所 | Liquid crystal display |
| CN202818716U (en) * | 2012-09-14 | 2013-03-20 | 冠捷显示科技（厦门）有限公司 | Current equalizing circuit applied to LED backlight multiplex output |
| CN105469742B (en) * | 2016-01-15 | 2018-11-13 | 京东方科技集团股份有限公司 | A kind of organic light emitting display and display device |
| US9954422B2 (en) * | 2016-03-30 | 2018-04-24 | Texas Instruments Incorporated | Integrated gate driver for motor control |
| CN106486085A (en) * | 2017-01-03 | 2017-03-08 | 京东方科技集团股份有限公司 | Shift-register circuit, driving method, GOA circuit and display device |
| CN109410851B (en) * | 2017-08-17 | 2021-04-30 | 京东方科技集团股份有限公司 | Display driving circuit, voltage conversion device, display device and shutdown control method thereof |
| CN108986767B (en) * | 2018-07-13 | 2020-05-05 | 京东方科技集团股份有限公司 | Clock signal auxiliary circuit and display device |
-
2019
- 2019-04-23 CN CN201910326991.5A patent/CN110021258B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11126049A (en) * | 1997-10-21 | 1999-05-11 | Toshiba Corp | Semiconductor device, semiconductor device for driving liquid crystal, and liquid crystal display device |
| US6150804A (en) * | 1999-02-03 | 2000-11-21 | Infineon Technologies Ag | Voltage regulator |
| JP2005208551A (en) * | 2003-12-25 | 2005-08-04 | Sharp Corp | Display device and driving device |
| CN1845233A (en) * | 2005-04-06 | 2006-10-11 | 中华映管股份有限公司 | LCD and method for improving its ghost phenomenon |
| CN104795040A (en) * | 2015-04-30 | 2015-07-22 | 京东方科技集团股份有限公司 | Array substrate, display device and shutdown ghost improving circuit for display device |
| CN206293146U (en) * | 2016-11-30 | 2017-06-30 | 厦门天马微电子有限公司 | Drive element of the grid, gate driving circuit and array base palte and display panel |
| CN106710566A (en) * | 2017-03-31 | 2017-05-24 | 京东方科技集团股份有限公司 | Discharging circuit, driving method and display device thereof |
| CN107731186A (en) * | 2017-10-31 | 2018-02-23 | 京东方科技集团股份有限公司 | A kind of control circuit, control method and display device |
Non-Patent Citations (2)
| Title |
|---|
| Shahin J. Ashtiani.A Driving Scheme for Active-Matrix Organic Light-Emitting Diode Displays Based on Current Feedback.《Journal of Display Technology》.2009,第5卷(第7期),257-264. * |
| 贾俊荣 ; 薛小铃 ; 刘志群 ; .低频大功率放大器的设计与实现.河北科技师范学院学报.2018,(03),全文. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110021258A (en) | 2019-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10210835B2 (en) | Gate driver on array circuit and driving method thereof, and display device | |
| US10446104B2 (en) | Shift register unit, gate line driving device, and driving method | |
| US10636379B2 (en) | Shift register unit, method for driving the same, gate driving circuit and display device | |
| US11250750B2 (en) | Shift register circuit, and driving method thereof, gate drive circuit and display device | |
| EP2562761B1 (en) | Shift register, gate driving device and data line driving device for liquid crystal display | |
| EP2838079B1 (en) | Shift register unit and driving method for the same, shift register, and display device | |
| US10957230B2 (en) | Shift register unit and driving method for the same, gate driving circuit and display device | |
| WO2018126732A1 (en) | Shift register circuit, driving method, goa circuit and display apparatus | |
| US20180211606A1 (en) | Shift register circuit and driving method therefor, gate line driving circuit and array substrate | |
| US20170256220A1 (en) | Shift register, gate driver circuit, display panel and display device | |
| US9306572B2 (en) | Output buffer, gate electrode driving circuit and method for controlling the same | |
| US10380935B2 (en) | Thin film transistor, array substrate, display panel and display device | |
| CN107610632B (en) | Display driving circuit, power management device, display apparatus and driving method thereof | |
| US20160275834A1 (en) | Shift register unit, shift register and display apparatus | |
| CN107564491A (en) | One kind shutdown discharge circuit, driving method, drive circuit and display device | |
| WO2017206751A1 (en) | Goa unit circuit and drive method therefor, and goa circuit | |
| EP3686894A1 (en) | Shift register unit, gate drive circuit, display device and drive method | |
| US8368683B2 (en) | Power-off control circuit and liquid crystal display panel comprising the same | |
| CN108962119B (en) | Level shift circuit, driving method thereof and display device | |
| US10504478B2 (en) | Semiconductor device having shifted operation voltages in different modes and electronic apparatus thereof | |
| WO2019134413A1 (en) | Shift register unit, gate drive circuit, display device, and control method therefor | |
| JP2018180414A (en) | Liquid display device | |
| CN110021258B (en) | Signal conversion circuit and method, driving circuit and display device | |
| JP5118939B2 (en) | Liquid crystal drive device and liquid crystal display device using the same | |
| US8604846B2 (en) | Resetting circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |