CN110008164A - A kind of NTB link management method, system and relevant apparatus - Google Patents
A kind of NTB link management method, system and relevant apparatus Download PDFInfo
- Publication number
- CN110008164A CN110008164A CN201910294505.6A CN201910294505A CN110008164A CN 110008164 A CN110008164 A CN 110008164A CN 201910294505 A CN201910294505 A CN 201910294505A CN 110008164 A CN110008164 A CN 110008164A
- Authority
- CN
- China
- Prior art keywords
- ntb
- mode
- pcie switch
- node device
- link
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Abstract
This application discloses a kind of NTB link management method, system and a kind of NTB node device, NTB link and a kind of computer readable storage mediums, this method comprises: setting SSC mode for the firmware of PCIe Switch when receiving unlatching spread spectrum order；It is by-pass mode by the uplink clock buffer mode setting of the PCIe Switch；Preset value is set by the reset release time of the PCIe Switch；Wherein, the preset value is greater than switching time of the NTB link between CFC mode and SSC mode.It can be seen that NTB link management method provided by the present application evades the variation of CFC to SSC by the way that reasonable reset release time is arranged, it ensure that in NTB link training process, the pattern switching of PCIe has been completed, and improves the reliability of NTB link.
Description
Technical field
This application involves field of computer technology, more specifically to a kind of NTB link management method, system and one
Kind NTB node device, NTB link and a kind of computer readable storage medium.
Background technique
Current NTB (full name in English: Non-Transparent-Bridge, non-transparent bridge) technology is more and more widely used
In more controlled storage systems, with the increase of signal frequency, complete machine EMI problem is inevitably brought (to refer to electronic product work
Work can interfere other electronic products on periphery).
In practical applications, spread spectrum technology is largely used to processing EMI problem, when spread spectrum is opened, PCIe in NTB link
The clock buffer mode and firmware of Switch requires to adjust accordingly.REF- is frequently utilized that in the clock topology of current NTB
Uplink clock of the clock (resetting release time) as PCIe Switch, but by CFC (fixed frequency modes) to SSC
(spread spectrum mode) there are switching times, and this switching time is sometimes just in PCIe link training (PCIe link
Training during), this will cause PCIe (peripheral component interconnect express, one kind
High speed serialization computer expansion bus standard) link training confusion so that NTB link failure, and then it is whole to affect NTB link
The reliability of body.
Therefore, how to improve the reliability of NTB link is those skilled in the art's technical issues that need to address.
Summary of the invention
The application's is designed to provide a kind of NTB link management method, system and a kind of NTB node device, NTB link
With a kind of computer readable storage medium, the reliability of NTB link is improved.
To achieve the above object, this application provides a kind of NTB link management methods, comprising:
When receiving unlatching spread spectrum order, SSC mode is set by the firmware of PCIe Switch；
It is by-pass mode by the uplink clock buffer mode setting of the PCIe Switch；
Preset value is set by the reset release time of the PCIe Switch；Wherein, the preset value is greater than described
Switching time of the NTB link between CFC mode and SSC mode.
Wherein, further includes:
When receiving closing spread spectrum order, CFC mode is set by the firmware of the PCIe Switch；
It is LBW mode or HBW mode by the uplink clock buffer mode setting of the PCIe Switch；
The preset value is set by the reset release time of the PCIe Switch.
Wherein, further includes:
The NTB link is tested, when determining switching of the NTB link between CFC mode and SSC mode
Between.
To achieve the above object, this application provides a kind of NTB link management systems, comprising:
First setup module, for setting SSC for the firmware of PCIe Switch when receiving unlatching spread spectrum order
Mode；
Second setup module, for being by-pass mould by the uplink clock buffer mode setting of the PCIe Switch
Formula；
Third setup module, for setting preset value for the reset release time of the PCIe Switch；Wherein, institute
Preset value is stated greater than switching time of the NTB link between CFC mode and SSC mode.
To achieve the above object, this application provides a kind of NTB node devices, including RC and PCIe Switch；The RC
It is connected with the PCIe Switch；
For storing the memory of computer program；
It is connected with the RC, the PCIe Switch and the memory, it is real when for executing the computer program
The now processor such as the step of above-mentioned NTB link management method.
Wherein, further includes:
It is connected with the processor, for the serial port module with external device communication.
Wherein, further includes:
It is connected with the serial port module, is converted to the wireless of wireless signal with the rs 232 serial interface signal for exporting the serial port module
Module.
Wherein, further includes:
It is connected with the processor, for showing the indicating module of the NTB node device spread spectrum state.
To achieve the above object, this application provides a kind of NTB links, including the first NTB node device and the 2nd NTB section
Point device；The first NTB node device and the 2nd NTB node device are such as above-mentioned NTB node device；
Second in the first PCIe Switch and the 2nd NTB node device in the first NTB node device
PCIe Switch is connected by backboard interconnection module.
To achieve the above object, this application provides a kind of computer readable storage medium, the computer-readable storages
It is stored with computer program on medium, such as above-mentioned NTB link management method is realized when the computer program is executed by processor
The step of.
By above scheme it is found that a kind of NTB link management method provided by the present application, comprising: when receiving unlatching exhibition
When frequency is ordered, SSC mode is set by the firmware of PCIe Switch；By the uplink clock buffer mould of the PCIe Switch
Formula is set as by-pass mode；Preset value is set by the reset release time of the PCIe Switch；Wherein, described default
Value is greater than switching time of the NTB link between CFC mode and SSC mode.
NTB link management method provided by the present application automatically switches the clock of PCIe Switch when system opens spread spectrum
Buffer mode and firmware extend the reset release time of PCIe Switch, i.e., reset release time will be set as preset value,
The lower limit of the preset value is NTB link from CFC patterns of change to the time of SSC mode, at the end of resetting release time, just into
Line link training.It can be seen that NTB link management method provided by the present application is evaded by the way that reasonable reset release time is arranged
The variation of CFC to SSC ensure that in NTB link training process, the pattern switching of PCIe has been completed, and improves NTB link
Reliability.Disclosed herein as well is a kind of NTB link management system and a kind of NTB node devices, NTB link and a kind of calculating
Machine readable storage medium storing program for executing is equally able to achieve above-mentioned technical effect.
It should be understood that the above general description and the following detailed description are merely exemplary, this can not be limited
Application.
Detailed description of the invention
In order to illustrate the technical solutions in the embodiments of the present application or in the prior art more clearly, to embodiment or will show below
There is attached drawing needed in technical description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
Some embodiments of application for those of ordinary skill in the art without creative efforts, can be with
It obtains other drawings based on these drawings.Attached drawing is and to constitute specification for providing further understanding of the disclosure
A part, be used to explain the disclosure together with following specific embodiment, but do not constitute the limitation to the disclosure.Attached
In figure:
Fig. 1 is a kind of flow chart of NTB link management method shown according to an exemplary embodiment；
Fig. 2 is the flow chart of another NTB link management method shown according to an exemplary embodiment；
Fig. 3 is a kind of structure chart of NTB link management system shown according to an exemplary embodiment；
Fig. 4 is a kind of structure chart of NTB link shown according to an exemplary embodiment.
Specific embodiment
Below in conjunction with the attached drawing in the embodiment of the present application, technical solutions in the embodiments of the present application carries out clear, complete
Site preparation description, it is clear that described embodiments are only a part of embodiments of the present application, instead of all the embodiments.It is based on
Embodiment in the application, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall in the protection scope of this application.
The embodiment of the present application discloses a kind of NTB link management method, improves the reliability of NTB link.
Referring to Fig. 1, a kind of flow chart of NTB link management method shown according to an exemplary embodiment, such as Fig. 1 institute
Show, comprising:
S101: when receiving unlatching spread spectrum order, SSC mode is set by the firmware of PCIe Switch；
S102: being by-pass mode by the uplink clock buffer mode setting of the PCIe Switch；
The executing subject of the present embodiment can (Chinese name: i.e. field programmable gate array, English be complete for such as FPGA
Claim: Field-Programmable Gate Array), CPLD (Chinese name: Complex Programmable Logic Devices, full name in English:
Complex Programmable Logic Device) etc. programmable logic chips.
It should be noted that there is no the sequences of step to contact by step S101 and step S102, operating system is being received
(OS) after the unlatching spread spectrum order assigned, when starting next time, by the uplink clock buffer mode of PCIe Switch
It is modified to by-pass mode and by the firmware configuration of PCIe Switch at SSC mode.
Preferably, clock buffer switching module can be set, which is located on board, and being used for will under SSC mode
The uplink clock buffer model amendment $$$$ of PCIe Switch is by-pass mode, by PCIe under non-SSC mode
The uplink clock buffer model amendment $$$$ of Switch is LBW HBW mode.
S103: preset value is set by the reset release time of the PCIe Switch；Wherein, the preset value is greater than
Switching time of the NTB link between CFC mode and SSC mode.
In specific implementation, automatically prolong PCIe Switch reset release time to a programmable numerical value, i.e., this
Preset value in step is chaotic to evade the training of PCIe link caused by variation of the CFC to SSC.It is understood that herein
Preset value does not have the upper limit, but there are lower limit, which is NTB link from CFC patterns of change to the time of SSC mode.Specifically,
Switching time of the NTB link between CFC mode and SSC mode can be determined by testing NTB link.Preferably,
Reseting module can be set, which is located on board, resets release time for being arranged.
NTB link management method provided by the embodiments of the present application automatically switches PCIe Switch when system opens spread spectrum
Clock buffer mode and firmware, extend PCIe Switch reset release time, i.e., will reset release time be set as pre-
If value, the lower limit of the preset value is NTB link from CFC patterns of change to the time of SSC mode, is terminated when resetting release time
When, just carry out link training.It can be seen that NTB link management method provided by the embodiments of the present application is reasonable multiple by setting
Position release time evades the variation of CFC to SSC, ensure that, in NTB link training process, the pattern switching of PCIe is complete
At improving the reliability of NTB link.
It is understood that can also include the steps that closing spread spectrum mode the present embodiment provides NTB link management method,
It is specific:
Referring to fig. 2, the flow chart of a kind of NTB link management method shown according to an exemplary embodiment, such as Fig. 2 institute
Show, comprising:
S201: when receiving closing spread spectrum order, CFC mode is set by the firmware of the PCIe Switch；
S202: being LBW mode or HBW mode by the uplink clock buffer mode setting of the PCIe Switch；
S203: the preset value is set by the reset release time of the PCIe Switch.
It is understood that equally existing a switching time, therefore this reality for SSC mode to the switching of CFC mode
It applies example to need to set preset value for reset release, the transformation period of SSC to CFC when evading PCIe link training.Tool
The setting steps of body are similar with upper embodiment introduction, and details are not described herein.
A kind of NTB link management system provided by the embodiments of the present application is introduced below, a kind of NTB described below
Link management system can be cross-referenced with a kind of above-described NTB link management method.
Referring to Fig. 3, a kind of structure chart of NTB link management system shown according to an exemplary embodiment, such as Fig. 3 institute
Show, comprising:
First setup module 301, for setting the firmware of PCIe Switch to when receiving unlatching spread spectrum order
SSC mode；
Second setup module 302, for being by- by the uplink clock buffer mode setting of the PCIe Switch
Pass mode；
Third setup module 303, for setting preset value for the reset release time of the PCIe Switch；Wherein,
The preset value is greater than switching time of the NTB link between CFC mode and SSC mode.
On the basis of the above embodiments, as a preferred implementation manner, further include:
4th setup module, for setting the firmware of the PCIe Switch to when receiving closing spread spectrum order
CFC mode；
5th setup module, for by the uplink clock buffer mode setting of the PCIe Switch be LBW mode or
HBW mode；
6th setup module, for setting the preset value for the reset release time of the PCIe Switch.
On the basis of the above embodiments, as a preferred implementation manner, further include:
Determining module determines the NTB link in CFC mode and SSC mode for testing the NTB link
Between switching time.
About the system in above-described embodiment, wherein modules execute the concrete mode of operation in related this method
Embodiment in be described in detail, no detailed explanation will be given here.
NTB link management system provided by the embodiments of the present application automatically switches PCIe Switch when system opens spread spectrum
Clock buffer mode and firmware, extend PCIe Switch reset release time, i.e., will reset release time be set as pre-
If value, the lower limit of the preset value is NTB link from CFC patterns of change to the time of SSC mode, is terminated when resetting release time
When, just carry out link training.It can be seen that NTB link management system provided by the embodiments of the present application is reasonable multiple by setting
Position release time evades the variation of CFC to SSC, ensure that, in NTB link training process, the pattern switching of PCIe is complete
At improving the reliability of NTB link.
The embodiment of the present application provides a kind of NTB node device, including RC (Root Complex) and PCIe Switch；
The RC is connected with the PCIe Switch；
For storing the memory of computer program；
It is connected with the RC, the PCIe Switch and the memory, it is real when for executing the computer program
The now processor such as the step of the NTB link management method of above-mentioned any embodiment offer.
On the basis of the above embodiments, as a preferred implementation manner, further include: be connected with the processor, use
In the serial port module with external device communication.Serial port module can carry out processor and extraneous communication.
On the basis of the above embodiments, as a preferred implementation manner, further include: it is connected with the serial port module,
The wireless module of wireless signal is converted to the rs 232 serial interface signal for exporting the serial port module.Wireless module can believe serial port module
The wireless signals such as wifi number are converted into, and the processor between more controls can be carried out wireless interconnected.
On the basis of the above embodiments, as a preferred implementation manner, further include: be connected with the processor, use
In the indicating module for showing the NTB node device spread spectrum state.Indicating module is located on board, by the direct control of processor
System, externally indicates the real-time spread spectrum state of current NTB node device.
The embodiment of the present application automatically switches the clock buffer mode of PCIe Switch when system opens spread spectrum and consolidates
Part, the reset release time for the PCIe Switch that automatically prolongs will be set as preset value reset release time, the preset value
Lower limit is NTB link from SSC patterns of change to the time of CFC mode.It can be seen that the embodiment of the present application is reasonable by setting
Reset release time evades the variation of SSC to CFC, improves the reliability of NTB link.
The embodiment of the present application provides a kind of NTB link, as shown in figure 4, including the first NTB node device and the 2nd NTB
Node device；The first NTB node device and the 2nd NTB node device are the NTB provided such as above-mentioned any embodiment
Node device；
That is the first NTB node device includes the first RC and the first PCIe Switch；First RC and the first PCIe Switch
It is connected；For storing the first memory of computer program；It is homogeneous with the first RC, the first PCIe Switch and first memory
Even, it is realized such as the step of the NTB link management method that above-mentioned any embodiment provides when for executing the computer program
First processor.
2nd NTB node device includes the 2nd RC and the 2nd PCIe Switch；2nd RC and the 2nd PCIe Switch phase
Even；For storing the second memory of computer program；It is connected with the 2nd RC, the 2nd PCIe Switch and second memory,
The second of the step of NTB link management method such as the offer of above-mentioned any embodiment is realized when for executing the computer program
Processor.
OS is operating system in figure, the first PCIe Switch and the 2nd NTB in the first NTB node device
The 2nd PCIe Switch in node device is connected by backboard interconnection module.
The embodiment of the present application automatically switches the clock buffer mode of PCIe Switch when system opens spread spectrum and consolidates
Part, the reset release time for the PCIe Switch that automatically prolongs will be set as preset value reset release time, the preset value
Lower limit is NTB link from SSC patterns of change to the time of CFC mode.It can be seen that the embodiment of the present application is reasonable by setting
Reset release time evades the variation of SSC to CFC, improves the reliability of NTB link.
The embodiment of the present application provides a kind of computer readable storage medium including program instruction, which is located
The step of reason device realizes above-mentioned NTB link management method when executing.For example, the computer readable storage medium can be above-mentioned packet
The memory of program instruction is included, above procedure instruction can be executed by processor to complete above-mentioned NTB link management method.
Each embodiment is described in a progressive manner in specification, the highlights of each of the examples are with other realities
The difference of example is applied, the same or similar parts in each embodiment may refer to each other.For system disclosed in embodiment
Speech, since it is corresponded to the methods disclosed in the examples, so being described relatively simple, related place is referring to method part illustration
?.It should be pointed out that for those skilled in the art, under the premise of not departing from the application principle, also
Can to the application, some improvement and modification can also be carried out, these improvement and modification also fall into the protection scope of the claim of this application
It is interior.
It should also be noted that, in the present specification, relational terms such as first and second and the like be used merely to by
One entity or operation are distinguished with another entity or operation, without necessarily requiring or implying these entities or operation
Between there are any actual relationship or orders.Moreover, the terms "include", "comprise" or its any other variant meaning
Covering non-exclusive inclusion, so that the process, method, article or equipment for including a series of elements not only includes that
A little elements, but also including other elements that are not explicitly listed, or further include for this process, method, article or
The intrinsic element of equipment.In the absence of more restrictions, the element limited by sentence "including a ...", is not arranged
Except there is also other identical elements in the process, method, article or apparatus that includes the element.
Claims (10)
1. a kind of NTB link management method characterized by comprising
When receiving unlatching spread spectrum order, SSC mode is set by the firmware of PCIe Switch；
It is by-pass mode by the uplink clock buffer mode setting of the PCIe Switch；
Preset value is set by the reset release time of the PCIe Switch；Wherein, the preset value is greater than the NTB chain
Switching time of the road between CFC mode and SSC mode.
2. NTB link management method according to claim 1, which is characterized in that further include:
When receiving closing spread spectrum order, CFC mode is set by the firmware of the PCIe Switch；
It is LBW mode or HBW mode by the uplink clock buffer mode setting of the PCIe Switch；
The preset value is set by the reset release time of the PCIe Switch.
3. NTB link management method according to claim 1, which is characterized in that further include:
The NTB link is tested, determines switching time of the NTB link between CFC mode and SSC mode.
4. a kind of NTB link management system characterized by comprising
First setup module, for setting SSC mode for the firmware of PCIe Switch when receiving unlatching spread spectrum order；
Second setup module, for being by-pass mode by the uplink clock buffer mode setting of the PCIe Switch；
Third setup module, for setting preset value for the reset release time of the PCIe Switch；Wherein, described pre-
If value is greater than switching time of the NTB link between CFC mode and SSC mode.
5. a kind of NTB node device, which is characterized in that including RC and PCIe Switch；The RC and PCIe Switch
It is connected；
For storing the memory of computer program；
Being connected with the RC, the PCIe Switch and the memory, being realized such as when for executing the computer program
The processor of the step of any one of claim 1-3 NTB link management method.
6. NTB node device according to claim 5, which is characterized in that further include:
It is connected with the processor, for the serial port module with external device communication.
7. NTB node device according to claim 6, which is characterized in that further include:
It is connected with the serial port module, the wireless mould of wireless signal is converted to the rs 232 serial interface signal for exporting the serial port module
Block.
8. NTB node device according to claim 5, which is characterized in that further include:
It is connected with the processor, for showing the indicating module of the NTB node device spread spectrum state.
9. a kind of NTB link, which is characterized in that including the first NTB node device and the 2nd NTB node device；First NTB
Node device and the 2nd NTB node device are the NTB node device as described in any one of claim 5-8；
The 2nd PCIe in the first PCIe Switch and the 2nd NTB node device in the first NTB node device
Switch is connected by backboard interconnection module.
10. a kind of computer readable storage medium, which is characterized in that be stored with NTB chain on the computer readable storage medium
Road management program realizes the NTB chain as described in claim any one of 1-3 when the NTB link management program is executed by processor
The step of road management method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910294505.6A CN110008164A (en) | 2019-04-12 | 2019-04-12 | A kind of NTB link management method, system and relevant apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910294505.6A CN110008164A (en) | 2019-04-12 | 2019-04-12 | A kind of NTB link management method, system and relevant apparatus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110008164A true CN110008164A (en) | 2019-07-12 |
Family
ID=67171457
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910294505.6A Pending CN110008164A (en) | 2019-04-12 | 2019-04-12 | A kind of NTB link management method, system and relevant apparatus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110008164A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112463445A (en) * | 2020-11-19 | 2021-03-09 | 苏州浪潮智能科技有限公司 | Link recovery method, device and equipment and computer readable storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1549081A (en) * | 2003-05-21 | 2004-11-24 | 华为技术有限公司 | Resettnig method of bridging chip and apparatus thereof |
| CN1902567A (en) * | 2003-12-30 | 2007-01-24 | 英特尔公司 | Optimizing exit latency from an active power management state |
| CN107908586A (en) * | 2017-12-22 | 2018-04-13 | 郑州云海信息技术有限公司 | A kind of NVME hard-disc storages structure and its implementation |
| US20180246833A1 (en) * | 2017-02-28 | 2018-08-30 | Cisco Technology, Inc. | DYNAMIC PARTITION OF PCIe DISK ARRAYS BASED ON SOFTWARE CONFIGURATION / POLICY DISTRIBUTION |
-
2019
- 2019-04-12 CN CN201910294505.6A patent/CN110008164A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1549081A (en) * | 2003-05-21 | 2004-11-24 | 华为技术有限公司 | Resettnig method of bridging chip and apparatus thereof |
| CN1902567A (en) * | 2003-12-30 | 2007-01-24 | 英特尔公司 | Optimizing exit latency from an active power management state |
| US20180246833A1 (en) * | 2017-02-28 | 2018-08-30 | Cisco Technology, Inc. | DYNAMIC PARTITION OF PCIe DISK ARRAYS BASED ON SOFTWARE CONFIGURATION / POLICY DISTRIBUTION |
| CN107908586A (en) * | 2017-12-22 | 2018-04-13 | 郑州云海信息技术有限公司 | A kind of NVME hard-disc storages structure and its implementation |
Non-Patent Citations (1)
| Title |
|---|
| PCI SIG: "《PCI Express Base Specification Revision 4.0 Version 1.0》", 27 September 2017 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112463445A (en) * | 2020-11-19 | 2021-03-09 | 苏州浪潮智能科技有限公司 | Link recovery method, device and equipment and computer readable storage medium |
| CN112463445B (en) * | 2020-11-19 | 2022-07-22 | 苏州浪潮智能科技有限公司 | Link recovery method, device, equipment and computer readable storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9846625B2 (en) | Method and device for debugging a MIPS-structure CPU with southbridge and northbridge chipsets | |
| CN103376400A (en) | Chip testing method and chip | |
| CN102193056A (en) | Test apparatus and test method | |
| CN109342848B (en) | Avalanche testing method and system for dispatching automation master station and terminal equipment | |
| CN108415269A (en) | The emulation platform of MMC systems based on FPGA | |
| CN104461812A (en) | Method for constructing UVM verification component by utilizing existing Verilog BFM | |
| CN103412810A (en) | System packaging chip capable of testing internal signals and test method | |
| CN107908129A (en) | DSP and the control method of FPGA/CPLD multidimensional interconnection | |
| CN110008164A (en) | A kind of NTB link management method, system and relevant apparatus | |
| CN103248527A (en) | Testing tool device, testing system and testing method for Ethernet consistency | |
| CN106126854A (en) | A kind of software and hardware cooperating simulation trade device and analogue system | |
| CN115550291A (en) | Reset system and method for switch, storage medium, and electronic device | |
| CN103268302A (en) | Interface expanding circuit, interface expanding connecting method and embedded system | |
| CN104614659A (en) | Automatic test system and automatic test method | |
| CN103077144A (en) | Serial peripheral interface (SPI) communication interface for ensuring data integrity, and communication method thereof | |
| CN110046119A (en) | Serial interface management method, system and serial ports structure and storage medium mostly between control between more controls | |
| CN109241641B (en) | Dual-core ARM type SoC application verification realization method and application verification board | |
| CN110008165A (en) | A kind of NTB link management method, system and relevant apparatus | |
| CN203811289U (en) | Temperature on-line monitoring device for low-voltage power supply surge protector | |
| CN108153624B (en) | Test circuit board suitable for NGFF slot | |
| CN104142905B (en) | Method and device for extending inter-integrated circuit (IIC) | |
| CN103577296A (en) | Bus reliability testing method and system | |
| CN108712165B (en) | Pin multiplexing circuit for monitoring asynchronous interactive interface | |
| CN104822157A (en) | Micro power wireless communication protocol conformance testing system for short-distance power communication | |
| CN112067917B (en) | Surge immunity testing system, method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190712 |