CN109856457B - Self-adaptive load impedance detection system and method - Google Patents
Self-adaptive load impedance detection system and method Download PDFInfo
- Publication number
- CN109856457B CN109856457B CN201910147121.1A CN201910147121A CN109856457B CN 109856457 B CN109856457 B CN 109856457B CN 201910147121 A CN201910147121 A CN 201910147121A CN 109856457 B CN109856457 B CN 109856457B
- Authority
- CN
- China
- Prior art keywords
- signal
- input
- gain amplifier
- output end
- conversion unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Measurement Of Resistance Or Impedance (AREA)
- Amplifiers (AREA)
Abstract
The invention relates to a self-adaptive load impedance detection system and a self-adaptive load impedance detection method, which comprise an input end SPO, an input end SI1, an input end SI2, an output end SNO, an output end So1, an output end So2, a current-voltage conversion unit ICV, a first variable gain amplifier VA1, a second variable gain amplifier VA2, a first amplitude-voltage conversion unit AD1, a second amplitude-voltage conversion unit AD2, a comparison control unit CCU, a phase discriminator PHD and an output calculation unit OCU. The invention can adaptively adjust the circuit state to adapt to different input signal intensities without using a radio frequency direction finder, and has the advantages of simple circuit structure, easy realization and accurate detection.
Description
Technical Field
The invention relates to the field of load impedance detection, in particular to a self-adaptive load impedance detection system and a self-adaptive load impedance detection method.
Background
How to robustly and adaptively detect the load state of a circuit system is an important link in the technical field of radio frequency. There is a lack in the presently disclosed technology of a load impedance detection method that can achieve a low cost, wide spectrum, wide input intensity range.
The technique proposed in reference "impedance measurement and characteristic analysis of narrowband low-voltage power line channel" (electronic measurement technique, 35 rd volume 3 rd of 2013) is shown in fig. 3 and 4. Which is an impedance measurement technique based on FRA impedance measurement adapters. The technology needs to provide an input sinusoidal signal, and adopts a quadrature local oscillator frequency mixing mode to realize the measurement of signal amplitude, and needs to obtain phase differences of voltage and current after simultaneously obtaining phase values of the voltage and the current. The method is complex and can realize single function.
In reference "simple impedance measuring instrument based on AD 8302" (electronic measurement technology, vol.39, No. 2 of 2016), an impedance measuring instrument is configured by using a reflectometer circuit, an AD8302 phase-amplitude detection circuit, and the like, as shown in fig. 5. This technique requires the use of reflectometer circuitry to acquire the incident and reflected signals, which often only enables high frequency and narrow band characteristics, especially at low frequencies. Meanwhile, the internal structure of the AD8302 adopted by the technology is shown in fig. 6, and the allowable input signal strength range is smaller because the gain negative feedback technology is not adopted.
Disclosure of Invention
In view of the above, the present invention provides a system and a method for detecting a load impedance, which can adaptively adjust a circuit state to adapt to different input signal strengths without using a radio frequency director, and have the advantages of simple circuit structure, easy implementation and accurate detection.
The invention is realized by adopting the following scheme: a self-adaptive load impedance detection system comprises an input end SPO, an input end SI1, an input end SI2, an output end SNO, an output end So1, an output end So2, a current-voltage conversion unit ICV, a first variable gain amplifier VA1, a second variable gain amplifier VA2, a first amplitude-voltage conversion unit AD1, a second amplitude-voltage conversion unit AD2, a comparison control unit CCU, a phase detector PHD and an output calculation unit OCU.
The input end of the current-voltage conversion unit ICV is connected to the input end SPO, the first output end of the current-voltage conversion unit ICV is respectively connected to the output end SNO and the input end of the first variable gain amplifier VA1, and the second output end of the current-voltage conversion unit ICV is connected to the input end of the second variable gain amplifier VA 2; the output end of the first variable gain amplifier VA1 is respectively connected to the input end of the first amplitude-voltage conversion unit AD1 and the first input end of the phase detector PHD; the output end of the second variable gain amplifier VA2 is connected to the input end of the second amplitude-to-voltage conversion unit AD2 and the second input end of the phase detector PHD, respectively; the output end of the first amplitude voltage conversion unit AD1 and the output end of the second amplitude voltage conversion unit AD2 are respectively connected to the first input end and the second input end of the comparison control unit CCU; the third input end and the fourth input end of the comparison control unit CCU are respectively connected to the input end SI1 and the input end SI2, and the first output end of the comparison control unit CCU is respectively connected to the feedback input end of the first variable gain amplifier VA1 and the feedback input end of the second variable gain amplifier VA 2; the output end of the phase detector PHD, the output end of the first amplitude-voltage conversion unit AD1, the output end of the second amplitude-voltage conversion unit AD2 and the second output end of the comparison control unit CCU are all connected to the input end of the output calculation unit OCU; the first output end and the second output end of the output computing unit OCU are respectively connected to the output end So1 and the output end So 2.
Further, the current-voltage conversion unit ICV converts a current value flowing from the input terminal SPO to the output terminal SNO into a signal S1; the first variable gain amplifier VA1 takes the signal at the output end SNO as an input signal, and generates an output signal S2 after performing gain amplification on the input signal; the second variable gain amplifier VA2 takes the signal S1 as an input signal, and performs gain amplification on the input signal to generate an output signal S3; the first amplitude voltage conversion unit AD1 takes the signal S2 as an input signal, performs amplitude detection on the input signal and generates a signal S4 with direct current voltage being in direct proportion to the amplitude of the signal S2; the second amplitude voltage conversion unit AD2 takes the signal S3 as an input signal, performs amplitude detection on the input signal, and generates a signal S5 with a direct current voltage proportional to the amplitude of the signal S3; the comparison control unit CCU takes the signal S4 and the signal S5 as input signals, compares and judges the dc voltages of the signal S4 and the signal S5 according to the magnitudes of input thresholds SI1 and SI2 of the input terminal SI1 and the input terminal SI2, and generates gain control signals S6 and S8, wherein the signal S6 is fed back to the first variable gain amplifier VA1 and the second variable gain amplifier VA2 for gain adjustment, and the signal S8 is input to the output calculation unit OCU; the phase detector PHD takes the signal S2 and the signal S3 as input signals, detects a phase difference between the signal S2 and the signal S3, and generates a signal S7 in which a direct-current voltage is proportional to the phase difference; the output calculation unit OCU generates the final load impedance real part measurement value So1 and load impedance imaginary part measurement value So2 with the signal S4, the signal S5, the signal S7 and the signal S8 as input signals, and transmits them to the output terminal So1 and the output terminal So2, respectively.
Further, the comparison control unit CCU makes the following conditional comparison judgment on the signal S4 and the signal S5 according to the input threshold Si1 and the input threshold Si2, where Si1 and Si2 represent two different input thresholds, and there is Si1> Si 2:
the first condition is as follows: when the dc voltage value of the signal S4 or the signal S5 is greater than the input threshold Si1, decreasing the dc voltage of the signal S6 to decrease the gains of the first variable gain amplifier VA1 and the second variable gain amplifier VA2, wherein the gains of the first variable gain amplifier VA1 and the second variable gain amplifier VA2 are proportional to the dc voltage of the control signal;
and a second condition: when the direct-current voltages of the signal S4 and the signal S5 are both smaller than the input threshold Si2, increasing the direct-current voltage of the signal S6 to increase the gains of the first variable-gain amplifier VA1 and the second variable-gain amplifier VA 2;
when neither the first condition nor the second condition is met, the direct-current voltage of the signal S6 is kept unchanged; when neither of the first condition and the second condition is satisfied, the signal S8 is set to the active state, otherwise, the signal is set to the inactive state.
Further, the working process of the computing unit OCU is as follows: without loss of generality, the conversion gain of the current-voltage conversion unit ICV is set to RM; keeping the values of So1 and So2 unchanged when the signal S8 is in an inactive state; when the signal S8 is in the active state, the voltage value of the signal S5 is divided by the voltage value of the signal S4 to obtain a parameter a, a value map obtained by multiplying RM by the cosine value of the angle represented by the signal S7 and then dividing by a is updated to the value of So1, and a value map obtained by multiplying RM by the sine value of the angle represented by the signal S7 and then dividing by a is updated to the value of So 2.
Compared with the prior art, the invention has the following beneficial effects: the self-adaptive load impedance detection system and the method can self-adaptively adjust the circuit state to adapt to different input signal intensities without using a radio frequency direction finder, and have the advantages of simple circuit structure, easy realization and accurate detection. The technical scheme of the invention can provide accurate impedance measurement in application scenes such as wireless charging, radio frequency communication and the like so as to realize impedance matching between a signal source and a load.
Drawings
Fig. 1 is a schematic diagram of an adaptive load impedance detection system according to an embodiment of the present invention.
Fig. 2 is a schematic diagram of an internal structure of an adaptive load impedance detection system according to an embodiment of the present invention.
Fig. 3 is a schematic diagram 1 of the background art according to the embodiment of the present invention.
Fig. 4 is a schematic diagram 2 of the background art according to the embodiment of the present invention.
Fig. 5 is a schematic diagram 3 of the background art according to the embodiment of the present invention.
Fig. 6 is a schematic diagram 4 of the background art according to the embodiment of the present invention.
Fig. 7 is a schematic diagram of a method for using the impedance measurement system according to the embodiment of the invention.
Detailed Description
The invention is further explained below with reference to the drawings and the embodiments.
It should be noted that the following detailed description is exemplary and is intended to provide further explanation of the disclosure. Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs.
It is noted that the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments according to the present application. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, and it should be understood that when the terms "comprises" and/or "comprising" are used in this specification, they specify the presence of stated features, steps, operations, devices, components, and/or combinations thereof, unless the context clearly indicates otherwise.
As shown in fig. 1 and fig. 2, the present embodiment provides an adaptive load impedance detection system, which includes an input terminal SPO, an input terminal SI1, an input terminal SI2, an output terminal SNO, an output terminal So1, an output terminal So2, a current-voltage conversion unit ICV, a first variable gain amplifier VA1, a second variable gain amplifier VA2, a first amplitude-voltage conversion unit AD1, a second amplitude-voltage conversion unit AD2, a comparison control unit CCU, a phase detector PHD, and an output calculation unit OCU.
The input end of the current-voltage conversion unit ICV is connected to the input end SPO, the first output end of the current-voltage conversion unit ICV is respectively connected to the output end SNO and the input end of the first variable gain amplifier VA1, and the second output end of the current-voltage conversion unit ICV is connected to the input end of the second variable gain amplifier VA 2; the output end of the first variable gain amplifier VA1 is respectively connected to the input end of the first amplitude-voltage conversion unit AD1 and the first input end of the phase detector PHD; the output end of the second variable gain amplifier VA2 is connected to the input end of the second amplitude-to-voltage conversion unit AD2 and the second input end of the phase detector PHD, respectively; the output end of the first amplitude voltage conversion unit AD1 and the output end of the second amplitude voltage conversion unit AD2 are respectively connected to the first input end and the second input end of the comparison control unit CCU; the third input end and the fourth input end of the comparison control unit CCU are respectively connected to the input end SI1 and the input end SI2, and the first output end of the comparison control unit CCU is respectively connected to the feedback input end of the first variable gain amplifier VA1 and the feedback input end of the second variable gain amplifier VA 2; the output end of the phase detector PHD, the output end of the first amplitude-voltage conversion unit AD1, the output end of the second amplitude-voltage conversion unit AD2 and the second output end of the comparison control unit CCU are all connected to the input end of the output calculation unit OCU; the first output end and the second output end of the output computing unit OCU are respectively connected to the output end So1 and the output end So 2.
In the present embodiment, the current-voltage conversion unit ICV converts a current value flowing from the input terminal SPO to the output terminal SNO into a signal S1; the first variable gain amplifier VA1 takes the signal at the output end SNO as an input signal, and generates an output signal S2 after performing gain amplification on the input signal; the second variable gain amplifier VA2 takes the signal S1 as an input signal, and performs gain amplification on the input signal to generate an output signal S3; the first amplitude voltage conversion unit AD1 takes the signal S2 as an input signal, performs amplitude detection on the input signal and generates a signal S4 with direct current voltage being in direct proportion to the amplitude of the signal S2; the second amplitude voltage conversion unit AD2 takes the signal S3 as an input signal, performs amplitude detection on the input signal, and generates a signal S5 with a direct current voltage proportional to the amplitude of the signal S3; the comparison control unit CCU takes the signal S4 and the signal S5 as input signals, compares and judges the dc voltages of the signal S4 and the signal S5 according to the magnitudes of input thresholds SI1 and SI2 of the input terminal SI1 and the input terminal SI2, and generates gain control signals S6 and S8, wherein the signal S6 is fed back to the first variable gain amplifier VA1 and the second variable gain amplifier VA2 for gain adjustment, and the signal S8 is input to the output calculation unit OCU; the phase detector PHD takes the signal S2 and the signal S3 as input signals, detects a phase difference between the signal S2 and the signal S3, and generates a signal S7 in which a direct-current voltage is proportional to the phase difference; the output calculation unit OCU generates the final load impedance real part measurement value So1 and load impedance imaginary part measurement value So2 with the signal S4, the signal S5, the signal S7 and the signal S8 as input signals, and transmits them to the output terminal So1 and the output terminal So2, respectively.
In the present embodiment, the comparison control unit CCU makes the following conditional comparison judgment on the signal S4 and the signal S5 according to the input threshold Si1 and the input threshold Si2, where Si1 and Si2 represent two different input thresholds, and there is Si1> Si 2:
the first condition is as follows: when the dc voltage value of the signal S4 or the signal S5 is greater than the input threshold Si1, decreasing the dc voltage of the signal S6 to decrease the gains of the first variable gain amplifier VA1 and the second variable gain amplifier VA2, wherein the gains of the first variable gain amplifier VA1 and the second variable gain amplifier VA2 are proportional to the dc voltage of the control signal;
and a second condition: when the direct-current voltages of the signal S4 and the signal S5 are both smaller than the input threshold Si2, increasing the direct-current voltage of the signal S6 to increase the gains of the first variable-gain amplifier VA1 and the second variable-gain amplifier VA 2;
when neither the first condition nor the second condition is met, the direct-current voltage of the signal S6 is kept unchanged; when neither of the first condition and the second condition is satisfied, the signal S8 is set to the active state, otherwise, the signal is set to the inactive state.
In this embodiment, the working process of the computing unit OCU is as follows: without loss of generality, the conversion gain of the current-voltage conversion unit ICV is set to RM; keeping the values of So1 and So2 unchanged when the signal S8 is in an inactive state; when the signal S8 is in the active state, the voltage value of the signal S5 is divided by the voltage value of the signal S4 to obtain a parameter a, a value map obtained by multiplying RM by the cosine value of the angle represented by the signal S7 and then dividing by a is updated to the value of So1, and a value map obtained by multiplying RM by the sine value of the angle represented by the signal S7 and then dividing by a is updated to the value of So 2.
Preferably, compared with the technical solution proposed in the reference "impedance measurement and characteristic analysis of narrowband low-voltage power line channel" (electronic measurement technology, volume 35, 3, 2013). In the embodiment, an input sinusoidal signal is not required to be provided for the passive measurement technology, and the amplitude can be measured only by using a simple rectifier as an amplitude-voltage conversion unit, compared with a reference that a phase difference between voltage and current is obtained after phase values of the voltage and the current are simultaneously obtained, the phase difference can be directly obtained. Meanwhile, the negative feedback is formed by the variable gain amplifier, the amplitude-voltage conversion unit and the comparison control unit, so that the measurement system can normally work under different input signal intensities, but the reference technology does not have the function.
Preferably, compared to the solution proposed in the reference "simple impedance measuring instrument based on AD 8302" (electronic measurement technology, vol.39 No. 2 of 2016), the present embodiment can use a simple sampling resistor as the current-voltage converting unit to obtain the value of the current signal, so that a higher operating frequency range can be obtained. Meanwhile, the present embodiment adopts the gain negative feedback technology, so that the allowable input signal strength range is large.
In particular, as shown in fig. 7, fig. 7 shows a method for using the impedance measuring system proposed by the present patent. When measuring, a signal source (11) is connected with an input terminal SP0, a load (12) is connected with an output terminal SN0, and two threshold voltages are output by a voltage bias (13) and input into SI1 and SI 2; the impedance test results map the outputs into ports So1 and So 2.
As will be appreciated by one skilled in the art, embodiments of the present application may be provided as a method, system, or computer program product. Accordingly, the present application may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the application. It will be understood that each flow and/or block of the flow diagrams and/or block diagrams, and combinations of flows and/or blocks in the flow diagrams and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
The foregoing is directed to preferred embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow. However, any simple modification, equivalent change and modification of the above embodiments according to the technical essence of the present invention are within the protection scope of the technical solution of the present invention.
Claims (3)
1. An adaptive load impedance detection system, characterized by: the phase detector comprises an input end SPO, an input end SI1, an input end SI2, an output end SNO, an output end So1, an output end So2, a current-voltage conversion unit ICV, a first variable gain amplifier VA1, a second variable gain amplifier VA2, a first amplitude-voltage conversion unit AD1, a second amplitude-voltage conversion unit AD2, a comparison control unit CCU, a phase discriminator PHD and an output calculation unit OCU;
the input end of the current-voltage conversion unit ICV is connected to the input end SPO, the first output end of the current-voltage conversion unit ICV is respectively connected to the output end SNO and the input end of the first variable gain amplifier VA1, and the second output end of the current-voltage conversion unit ICV is connected to the input end of the second variable gain amplifier VA 2; the output end of the first variable gain amplifier VA1 is respectively connected to the input end of the first amplitude-voltage conversion unit AD1 and the first input end of the phase detector PHD; the output end of the second variable gain amplifier VA2 is connected to the input end of the second amplitude-to-voltage conversion unit AD2 and the second input end of the phase detector PHD, respectively; the output end of the first amplitude voltage conversion unit AD1 and the output end of the second amplitude voltage conversion unit AD2 are respectively connected to the first input end and the second input end of the comparison control unit CCU; the third input end and the fourth input end of the comparison control unit CCU are respectively connected to the input end SI1 and the input end SI2, and the first output end of the comparison control unit CCU is respectively connected to the feedback input end of the first variable gain amplifier VA1 and the feedback input end of the second variable gain amplifier VA 2; the output end of the phase detector PHD, the output end of the first amplitude-voltage conversion unit AD1, the output end of the second amplitude-voltage conversion unit AD2 and the second output end of the comparison control unit CCU are all connected to the input end of the output calculation unit OCU; the first output end and the second output end of the output computing unit OCU are respectively connected to the output end So1 and the output end So 2;
the detection method of the self-adaptive load impedance detection system comprises the following steps: the current-voltage conversion unit ICV converts a current value flowing from the input terminal SPO to the output terminal SNO into a signal S1; the first variable gain amplifier VA1 takes the signal at the output end SNO as an input signal, and generates an output signal S2 after performing gain amplification on the input signal; the second variable gain amplifier VA2 takes the signal S1 as an input signal, and performs gain amplification on the input signal to generate an output signal S3; the first amplitude voltage conversion unit AD1 takes the signal S2 as an input signal, performs amplitude detection on the input signal and generates a signal S4 with direct current voltage being in direct proportion to the amplitude of the signal S2; the second amplitude voltage conversion unit AD2 takes the signal S3 as an input signal, performs amplitude detection on the input signal, and generates a signal S5 with a direct current voltage proportional to the amplitude of the signal S3; the comparison control unit CCU takes the signal S4 and the signal S5 as input signals, compares and judges the dc voltages of the signal S4 and the signal S5 according to the magnitudes of input thresholds SI1 and SI2 of the input terminal SI1 and the input terminal SI2, and generates gain control signals S6 and S8, wherein the signal S6 is fed back to the first variable gain amplifier VA1 and the second variable gain amplifier VA2 for gain adjustment, and the signal S8 is input to the output calculation unit OCU; the phase detector PHD takes the signal S2 and the signal S3 as input signals, detects a phase difference between the signal S2 and the signal S3, and generates a signal S7 in which a direct-current voltage is proportional to the phase difference; the output calculation unit OCU generates the final load impedance real part measurement value So1 and load impedance imaginary part measurement value So2 with the signal S4, the signal S5, the signal S7 and the signal S8 as input signals, and transmits them to the output terminal So1 and the output terminal So2, respectively.
2. An adaptive load impedance sensing system according to claim 1, wherein: the comparison control unit CCU makes the following conditional comparison judgment on the signal S4 and the signal S5 according to an input threshold Si1 and an input threshold Si2, wherein Si1 and Si2 are two different input thresholds, and Si1> Si 2:
the first condition is as follows: when the dc voltage value of the signal S4 or the signal S5 is greater than the input threshold Si1, decreasing the dc voltage of the signal S6 to decrease the gains of the first variable gain amplifier VA1 and the second variable gain amplifier VA2, wherein the gains of the first variable gain amplifier VA1 and the second variable gain amplifier VA2 are proportional to the dc voltage of the control signal;
and a second condition: when the direct-current voltages of the signal S4 and the signal S5 are both smaller than the input threshold Si2, increasing the direct-current voltage of the signal S6 to increase the gains of the first variable-gain amplifier VA1 and the second variable-gain amplifier VA 2;
when neither the first condition nor the second condition is met, the direct-current voltage of the signal S6 is kept unchanged; when neither of the first condition and the second condition is satisfied, the signal S8 is set to the active state, otherwise, the signal is set to the inactive state.
3. An adaptive load impedance sensing system according to claim 1, wherein: the working process of the computing unit OCU is as follows: setting the conversion gain of the current-voltage conversion unit ICV as RM; keeping the values of So1 and So2 unchanged when the signal S8 is in an inactive state; when the signal S8 is in the active state, the voltage value of the signal S5 is divided by the voltage value of the signal S4 to obtain a parameter a, a value map obtained by multiplying RM by the cosine value of the angle represented by the signal S7 and then dividing by a is updated to the value of So1, and a value map obtained by multiplying RM by the sine value of the angle represented by the signal S7 and then dividing by a is updated to the value of So 2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910147121.1A CN109856457B (en) | 2019-02-27 | 2019-02-27 | Self-adaptive load impedance detection system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910147121.1A CN109856457B (en) | 2019-02-27 | 2019-02-27 | Self-adaptive load impedance detection system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109856457A CN109856457A (en) | 2019-06-07 |
| CN109856457B true CN109856457B (en) | 2021-06-08 |
Family
ID=66899244
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910147121.1A Active CN109856457B (en) | 2019-02-27 | 2019-02-27 | Self-adaptive load impedance detection system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109856457B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117517777A (en) * | 2024-01-05 | 2024-02-06 | 季华实验室 | Amplitude and phase detection circuit and impedance matcher |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101291141A (en) * | 2007-04-19 | 2008-10-22 | 株式会社普来马特 | Resistance matching method and system for performing the method |
| CN102175921A (en) * | 2011-03-16 | 2011-09-07 | 中国民航大学 | Portable impedance measurement instrument based on FPGA (field programmable gate array) |
| CN103728496A (en) * | 2013-12-19 | 2014-04-16 | 天津光电通信技术有限公司 | Antenna tuner impedance detection method based on phase detection |
| CN108562795A (en) * | 2018-04-17 | 2018-09-21 | 中国科学院半导体研究所 | A kind of solar cell impedance measurement system |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2960074B2 (en) * | 1989-07-17 | 1999-10-06 | 日本ヒューレット・パッカード株式会社 | Adaptive half bridge and impedance meter |
| US6724196B1 (en) * | 2002-08-28 | 2004-04-20 | The United States Of America As Represented By The Department Of Energy | Temperature controlled high voltage regulator |
-
2019
- 2019-02-27 CN CN201910147121.1A patent/CN109856457B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101291141A (en) * | 2007-04-19 | 2008-10-22 | 株式会社普来马特 | Resistance matching method and system for performing the method |
| CN102175921A (en) * | 2011-03-16 | 2011-09-07 | 中国民航大学 | Portable impedance measurement instrument based on FPGA (field programmable gate array) |
| CN103728496A (en) * | 2013-12-19 | 2014-04-16 | 天津光电通信技术有限公司 | Antenna tuner impedance detection method based on phase detection |
| CN108562795A (en) * | 2018-04-17 | 2018-09-21 | 中国科学院半导体研究所 | A kind of solar cell impedance measurement system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109856457A (en) | 2019-06-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6881922B2 (en) | Plasma generating apparatus using microwave | |
| CN109709496B (en) | Quantum sensor closed-loop control system and phase error compensation control method | |
| CN101285692A (en) | Delicate signal detection device | |
| WO2018059232A1 (en) | Structure and method for testing lock-in amplifier | |
| CN106953600A (en) | A kind of rearmounted mixing type numeral ALC control system devices based on DDS | |
| CN104635049A (en) | Spectrum analyzer with calibration function | |
| JPS6238062A (en) | Method and apparatus for detecting binary signal | |
| CN109856457B (en) | Self-adaptive load impedance detection system and method | |
| CN1072412C (en) | Measurement of gain error in a base station receiver, and improvement in field strength measurement | |
| CN103618578B (en) | A kind of radio-frequency signal power agility method based on numerical control attenuation | |
| CN106559055A (en) | A kind of automatic gain control circuit and method for compatible continuous wave and pulse-modulated signal in Modulation domain analyzer | |
| US7068983B2 (en) | Method for detecting quadrature modulator carrier leak adjusting point by geometrical analysis/calculation method, carrier leak adjusting method, and quadrature modulation apparatus | |
| CN116930797A (en) | Detection circuit of internal resistance of battery | |
| CN104124928A (en) | Automatic gain adjustment device and method thereof | |
| CN105865318A (en) | Non-phase-sensitive digital demodulation system and method applied to LVDT displacement sensor | |
| CN205883177U (en) | Digifax combines AGC circuit | |
| US7859334B2 (en) | Hybrid power control for a power amplifier | |
| CN104215597A (en) | Methane concentration reference information obtaining method and device | |
| Zeng et al. | Transient beam loading based calibration for cavity phase and amplitude setting | |
| CN109088648A (en) | A kind of high speed Larger Dynamic fixed amplitude circuit | |
| CN116413491A (en) | Wide-range high-precision self-adaptive measurement system and method | |
| CN112683949B (en) | Gem hole blocking detection method, system and storage medium | |
| CN220795349U (en) | Current detection circuit and current detection device | |
| CN113630192B (en) | Method and device for testing transponder, electronic equipment and computer storage medium | |
| CN113484565B (en) | DC signal generating device for calibrating low-frequency AC signal and calibration method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |