CN109817272A - A kind of system disk SSD power failure test method based on mainboard - Google Patents

A kind of system disk SSD power failure test method based on mainboard Download PDF

Info

Publication number
CN109817272A
CN109817272A CN201910058510.7A CN201910058510A CN109817272A CN 109817272 A CN109817272 A CN 109817272A CN 201910058510 A CN201910058510 A CN 201910058510A CN 109817272 A CN109817272 A CN 109817272A
Authority
CN
China
Prior art keywords
mainboard
ssd
power
test
compromised slave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201910058510.7A
Other languages
Chinese (zh)
Other versions
CN109817272B (en
Inventor
王璞
刘正主
李铁
宗成强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shandong Sinochip Semiconductors Co Ltd
Original Assignee
Shandong Sinochip Semiconductors Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shandong Sinochip Semiconductors Co Ltd filed Critical Shandong Sinochip Semiconductors Co Ltd
Priority to CN201910058510.7A priority Critical patent/CN109817272B/en
Publication of CN109817272A publication Critical patent/CN109817272A/en
Application granted granted Critical
Publication of CN109817272B publication Critical patent/CN109817272B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The present invention discloses a kind of system disk SSD power failure test method based on mainboard, detect the compromised slave voltage change of the master using SSD equipment as operating system, the power-on operation for realizing compromised slave by relay according to voltage change situation, the power-off operation of compromised slave is realized by host computer.It is logged in, in the cyclic process of exiting operation completing more machine operating systems, realizes to the powering on of batch SSD storage equipment, lower electric circulate operation, realize the automated execution of split power-off operation application scenarios test in the test of batch SSD equipment compatibility.The present invention does not need to be not only restricted to network or mainboard independent of WOL function, facilitates deployment, and compatibility is strong.

Description

A kind of system disk SSD power failure test method based on mainboard
Technical field
The present invention relates to a kind of SSD power failure test method, specifically a kind of power failure test side system SSD based on mainboard Method belongs to SSD storage equipment the field of test technology.
Background technique
To SSD storage equipment compatibility test in, exist the master using SSD equipment as operating system boot up, Test scene is applied in shutdown, and needs to recycle more wheels to guarantee product quality.Current SSD is switched on, in shutdown test, generally Be manual operation perhaps host control switch machine exist dependent on WOL function, be limited to network or mainboard, deployment it is inconvenient, The defect of poor compatibility.
Summary of the invention
The system SSD power failure test method based on mainboard that the technical problem to be solved in the present invention is to provide a kind of, does not depend on In WOL function, it is not only restricted to network or mainboard, facilitates deployment, compatibility is strong.
In order to solve the technical problem, the technical solution adopted by the present invention is that: a kind of system SSD power-off based on mainboard Test method, comprising the following steps: S01), the master using SSD equipment as operating system as compromised slave, Arduino plate The interface for being capable of providing voltage signal source of analog signal mouth and compromised slave connects, and the digital signal mouth of Arduino plate passes through The power on/off interface of relay connection compromised slave;S02), prepare the external power supply of Arduino plate and to Arduino Shutdown programm is written to host computer in write-in voltage determining program and boot program in plate;S03), power to Arduino plate, test Start, under original state, the voltage signal on each compromised slave mainboard is about 0V, and test starts Arduino after a period of time Operation program loops to determine the voltage signal that analog signal mouth receives in plate, if it is less than 1V, just sends high electricity to relay Ordinary mail number makes relay connection, completes power-on operation, the SSD device power as system disk;After register system, close Machine Program Synchronization is opened, and after a period of time, shutdown programm sends shutdown command to compromised slave, operating system shutdown, as being It is electric under overall SSD equipment;S04), when operating system completes power-off operation, the voltage signal on mainboard reverts to about 0V, The program run in Arduino continues to judge the voltage signal that analog signal mouth receives, and step S03 is repeated, to realize The circulate operation of compromised slave booting, shutdown, while realizing system disk SSD power failure test automated execution.
Further, the interface for being capable of providing voltage signal source of compromised slave is contact pin on mainboard.
Further, operation program loops to determine the voltage letter of analog signal mouth in Arduino plate after test starts 3 seconds Number.
Beneficial effects of the present invention:
This method is realized in the cyclic process completed the operating system login using SSD storage equipment as master, exit operation To the powering on of SSD storage equipment, lower electric circulate operation, split power-off operation application in the test of SSD equipment compatibility is realized The automated execution of scrnario testing.
It is had the following advantages relative to manual operation or the existing test method of industry, the present invention:
1) main control computer is not needed.The existing means of testing of industry, other hosts of basic need pass through network as main control unit The function of wake-up realizes that control test machine completes switching on and shutting down operation.In contrast, the present invention takes up less resources, and facilitates deployment, single Bit quantity test machine load capacity is stronger.
2) control unit is simple, it is only necessary to Arduino plate (programmable) and relay.If needed by Wake on LAN Processor in network-control controller, control program, Ethernet interface, A/D converter circuit are involved, above-mentioned factor is indispensable. Not only exist to the configuration of test machine and require, more increases the uncontrollable factor of test environment.In contrast, the present invention independent of WOL function is not only restricted to network or mainboard, has greatly cost advantage and test environmental reliability.
3) more it is bonded the requirement of test.It is not fully powered-off state by way of Wake on LAN, with practical application scene There are certain gap, and the present invention can then accomplish fully powered-off, meet practical application scene.
Detailed description of the invention
Fig. 1 is the system disk SSD power failure test automated execution schematic diagram based on mainboard.
Specific embodiment
The present invention is further illustrated in the following with reference to the drawings and specific embodiments.
Embodiment 1
The present embodiment discloses a kind of system disk SSD power failure test method based on mainboard,
As shown in Fig. 1 flow chart, before the test begins, off-mode is in using SSD storage equipment as the operating system of master.It needs The preparation to be completed further include:
1, SSD equipment is compromised slave as the master of operating system, prepares to be capable of providing voltage signal source on compromised slave Interface (can need to have significant change, and voltage for contact pin on mainboard, the voltage signal under system operation phase and off-mode Peak value is no more than 5V).This mainboard external interface be usually 3.3v or 5v and mainboard power-off after this interface voltage need to quickly drop to 0v, Illustrate that main board work is normal when interface voltage is high, system under test (SUT) disk SSD is normally powered on, when interface voltage fails normally to draw high When illustrate that this compromised slave does not start normally.
2, voltage signal source, Arduino plate, relay, compromised slave power on/off interface, specific connection side are connected Formula are as follows: the voltage signal source of the analog signal mouth connection compromised slave of Arduino plate, the digital signal mouth of Arduino plate pass through The power on/off interface of relay connection compromised slave;
3, prepare the external power supply of Arduino plate.
4, the burning program source code for meeting and executing expected Arduino plate, including voltage determining program and booting journey are write Sequence, shutdown programm are arranged in host computer;
It after completing preparation, powers to Arduino plate, i.e. test starts.Under original state, the voltage signal on mainboard is about 0V.The voltage signal that test judges that analog signal mouth receives by running program in Arduino after starting 3 seconds, if it is less than 1V, High level signal will be sent to relay, make relay connection (connection time < 1s), power-on operation is completed, as system disk SSD device power.After normal register system, shutdown programm is synchronous to be opened, and transmission shutdown refers to after setting a period of time It enables, operating system shutdown, as electric under the SSD equipment of system disk.When operating system completes power-off operation, the voltage on mainboard is believed About 0V number is reverted to, the program run in Arduino continues judge the voltage signal that analog signal mouth receives, progress corresponding position Reason.More than, that is, the circulate operation of machine booting, shutdown is realized, while realizing the automation of system disk SSD power failure test and holding Row.
In the application test scene that this method boots up as the master of operating system in SSD equipment, shuts down, booting behaviour Make and power-off operation will be triggered respectively, be realized.Power-on operation need to be by hardware Arduino plate, relay and machine mainboard Signal source of the interface as Arduino plate.After system closedown, detect the corresponding interface voltage drop as low as threshold value by Arduino Under, operational relay completes power-on operation.Power-off operation need to be by upper computer software, and after register system, host computer is soft Part is synchronous to be opened, and the power-off operation of system is completed.More than, complete starting operating system, the circulation of power-off operation carries out, realization system The automated execution of overall SSD power failure test.
This method realizes in the cyclic process completed compromised slave login, exit operation and stores equipment to batch SSD Power on, lower electric circulate operation, realize split power-off operation application scenarios test in the test of batch SSD equipment compatibility from Dynamicization executes.
It is had the following advantages relative to manual operation or the existing test method of industry, the present invention:
1) main control computer is not needed.The existing means of testing of industry, other hosts of basic need pass through network as main control unit The function of wake-up realizes that control test machine completes switching on and shutting down operation.In contrast, the present invention takes up less resources, and facilitates deployment, single Bit quantity test machine load capacity is stronger.
2) control unit is simple, it is only necessary to Arduino plate (programmable) and relay.If needed by Wake on LAN Processor in network-control controller, control program, Ethernet interface, A/D converter circuit are involved, above-mentioned factor is indispensable. Not only exist to the configuration of test machine and require, more increases the uncontrollable factor of test environment.In contrast, the present invention independent of WOL function is not only restricted to network or mainboard, has greatly cost advantage and test environmental reliability.
3) more it is bonded the requirement of test.It is not fully powered-off state by way of Wake on LAN, with practical application scene There are certain gap, and the present invention can then accomplish fully powered-off, meet practical application scene.
In conclusion deployment is simple present invention is implemented as this is cheap, and it is strong to the compatibility of test machine, it greatly improves The efficiency and quality of test.
Described above is only basic principle and preferred embodiment of the invention, and those skilled in the art do according to the present invention Improvement and replacement out, belong to the scope of protection of the present invention.

Claims (3)

1. a kind of system SSD power failure test method based on mainboard, it is characterised in that: the following steps are included: S01), set with SSD The standby master as operating system is compromised slave, and the analog signal mouth of Arduino plate and compromised slave are capable of providing voltage The interface of signal source connects, and the digital signal mouth of Arduino plate is connect by the power on/off that relay connects compromised slave Mouthful;S02), prepare the external power supply of Arduino plate and voltage determining program and boot program are written into Arduino plate, upwards Shutdown programm is written in position machine;S03), power to Arduino plate, test starts, under original state, on each compromised slave mainboard Voltage signal be about 0V, test starts after a period of time that operation program loops to determine the reception of analog signal mouth in Arduino plate The voltage signal arrived just sends high level signal to relay if it is less than 1V, makes relay connection, completes power-on operation, makees For the SSD device power of system disk;After register system, shutdown programm is synchronous to be opened, after a period of time, shutdown programm to Compromised slave sends shutdown command, operating system shutdown, as electric under the SSD equipment of system disk;S04), when operating system is completed Power-off operation, the voltage signal on mainboard revert to about 0V, and the program run in Arduino continues judge the reception of analog signal mouth The voltage signal arrived repeats step S03, to realize the circulate operation of compromised slave booting, shutdown, while realizing system Disk SSD power failure test automated execution.
2. the batch system disk SSD power failure test method according to claim 1 based on mainboard, it is characterised in that: controlled The interface for being capable of providing voltage signal source of host is contact pin on mainboard.
3. the batch system disk SSD power failure test method according to claim 1 based on mainboard, it is characterised in that: test Operation program loops to determine the voltage signal of analog signal mouth in Arduino plate after starting 3 seconds.
CN201910058510.7A 2019-01-22 2019-01-22 System disk SSD power-off test method based on mainboard Active CN109817272B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910058510.7A CN109817272B (en) 2019-01-22 2019-01-22 System disk SSD power-off test method based on mainboard

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910058510.7A CN109817272B (en) 2019-01-22 2019-01-22 System disk SSD power-off test method based on mainboard

Publications (2)

Publication Number Publication Date
CN109817272A true CN109817272A (en) 2019-05-28
CN109817272B CN109817272B (en) 2021-04-30

Family

ID=66604658

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910058510.7A Active CN109817272B (en) 2019-01-22 2019-01-22 System disk SSD power-off test method based on mainboard

Country Status (1)

Country Link
CN (1) CN109817272B (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103364650A (en) * 2012-04-06 2013-10-23 鸿富锦精密工业(深圳)有限公司 Testing system and testing method
CN103576018A (en) * 2012-08-02 2014-02-12 珠海格力电器股份有限公司 Testing tool, system and method of electrical equipment
US8862803B2 (en) * 2011-05-31 2014-10-14 Architecture Technology Corporation Mediating communciation of a univeral serial bus device
US20150177819A1 (en) * 2013-12-24 2015-06-25 Samsung Electronics Co., Ltd. Terminal apparatus and method for controlling thereof
CN106329675A (en) * 2016-11-19 2017-01-11 汤瑷语 Charging device achieving automatic power off and charging method
US20170017555A1 (en) * 2015-07-15 2017-01-19 Kabushiki Kaisha Toshiba Memory system
CN206133541U (en) * 2016-09-22 2017-04-26 深圳市嘉合劲威电子科技有限公司 Solid state hard drives's outage testing arrangement
US20180129604A1 (en) * 2016-11-04 2018-05-10 Samsung Electronics Co., Ltd. Storage device and data processing system including the same
CN109213646A (en) * 2018-08-29 2019-01-15 深圳佰维存储科技股份有限公司 Hard disk intelligence power failure test equipment

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8862803B2 (en) * 2011-05-31 2014-10-14 Architecture Technology Corporation Mediating communciation of a univeral serial bus device
CN103364650A (en) * 2012-04-06 2013-10-23 鸿富锦精密工业(深圳)有限公司 Testing system and testing method
CN103576018A (en) * 2012-08-02 2014-02-12 珠海格力电器股份有限公司 Testing tool, system and method of electrical equipment
US20150177819A1 (en) * 2013-12-24 2015-06-25 Samsung Electronics Co., Ltd. Terminal apparatus and method for controlling thereof
US20170017555A1 (en) * 2015-07-15 2017-01-19 Kabushiki Kaisha Toshiba Memory system
CN206133541U (en) * 2016-09-22 2017-04-26 深圳市嘉合劲威电子科技有限公司 Solid state hard drives's outage testing arrangement
US20180129604A1 (en) * 2016-11-04 2018-05-10 Samsung Electronics Co., Ltd. Storage device and data processing system including the same
CN106329675A (en) * 2016-11-19 2017-01-11 汤瑷语 Charging device achieving automatic power off and charging method
CN109213646A (en) * 2018-08-29 2019-01-15 深圳佰维存储科技股份有限公司 Hard disk intelligence power failure test equipment

Also Published As

Publication number Publication date
CN109817272B (en) 2021-04-30

Similar Documents

Publication Publication Date Title
CN108519938B (en) Memory chip compatibility test method, system and test host
CN105700970A (en) Server system
JP2001298875A (en) Backup power module, and backup power unit, and computer
CN106055440B (en) A kind of test method and system for realizing server exception power-off by BMC
CN103136012A (en) Computer system and update method of basic input-output system thereof
CN104220958A (en) Computer device and method for converting working mode of universal serial bus connector of the computer device
CN110658758A (en) Control method and control system
CN107957885A (en) A kind of PCIE link devices based on platform of soaring are standby and restoration methods
CN103198034A (en) Hot-plug power management device based on CPCI (compact peripheral component interconnect) bus device board card
CN105045599A (en) Television and computer integrated machine and method for realizing remote startup and shutdown control of same
CN110047557A (en) A kind of enterprise-level solid state hard disk device for testing functions and method
CN102355126A (en) Method for controlling synchronous power on of power supplies and control equipment
CN111831488A (en) TCMS-MPU control unit with safety level design
CN109840171A (en) A kind of simple SSD power failure test method
CN109817272A (en) A kind of system disk SSD power failure test method based on mainboard
CN101196842A (en) Electric power loop test method
CN106569858B (en) A kind of update method and circuit board of configuration file
CN102221867B (en) Circuit for realizing computer soft off and control method thereof
CN202050430U (en) Power up and down control circuit and communication equipment of single board
CN111694340A (en) Automatic test fixture and method for PSU BootLoader
CN114443067B (en) CPLD (complex programmable logic device) file burning system and CPLD file burning method
CN109828877A (en) A kind of batch system disk SSD power failure test method based on mainboard
CN109800115A (en) A kind of method of simple realization batch SSD power failure test
CN102681872A (en) Automatic cold boot method of notebook computer
CN103186223B (en) The method for detecting of computer installation and external daughter board

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant