CN109782886A - A kind of detection method and device of server electrifying timing sequence - Google Patents
A kind of detection method and device of server electrifying timing sequence Download PDFInfo
- Publication number
- CN109782886A CN109782886A CN201910035419.3A CN201910035419A CN109782886A CN 109782886 A CN109782886 A CN 109782886A CN 201910035419 A CN201910035419 A CN 201910035419A CN 109782886 A CN109782886 A CN 109782886A
- Authority
- CN
- China
- Prior art keywords
- led
- signal
- control
- clock signal
- timing sequence
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a kind of detection methods of server electrifying timing sequence, comprising: S1, disconnects control of the original signal to LED by switching device, and establishes control of the clock signal to LED；S2, LED control signal is converted for clock signal by encoder, and controls the display of LED according to LED control signal；And S3, according to the display of the LED determine whether server electrifying timing sequence is normal.The invention also discloses a kind of detection devices of server electrifying timing sequence.The detection method and device of server electrifying timing sequence proposed by the present invention do not need additionally to increase the LED light on board, and burden will not be brought to board area, can intuitively show the process of electrifying timing sequence.
Description
Technical field
The present invention relates to server fields, more specifically, particularly relate to a kind of server electrifying timing sequence detection method and
Device.
Background technique
The electrifying timing sequence of correct server is the important leverage and server follow-up function reality of server normal boot-strap
Existing basic premise.But in actual hardware development process, the problems such as may postponing due to hardware circuit rosin joint or circuit signal,
Prevent server from normal boot-strap.The reason of just needing us that location-server is gone to be unable to normal switch machine at this time.
Traditional Electronics Engineer can select to remove the key signal tested one by one in electrifying timing sequence with universal meter, due to closing
Key signals are excessive, and the operating time can be very long, and the smaller operation of test point is cumbersome, and there are manual operation undue influence test results
Possibility, can not the abnormal reason of intuitive location-server booting.There is invention to propose to increase LED state lamp on circuit boards
Quantity go monitor and show timing in key signal need a fairly large number of LED, but hardware since key signal is excessive
Board limited area is capable of the limited amount of increased LED state lamp, leads to the limited amount of monitoring key signal,
It is unfavorable for us and accurately grasps the abnormal reason for it of booting.
Summary of the invention
In view of this, the purpose of the embodiment of the present invention is to propose the detection method and dress of a kind of server electrifying timing sequence
It sets, can be using LED already existing on board as time sequence status display lamp, intuitive and convenient is realized to time sequence status
Monitoring, and board area is not impacted.
Based on above-mentioned purpose, the one side of the embodiment of the present invention provides a kind of detection method of server electrifying timing sequence,
Include the following steps: S1, disconnect control of the original signal to LED by switching device, and establishes control of the clock signal to LED
System；S2, LED control signal is converted for clock signal by encoder, and controls the display of LED according to LED control signal；With
And S3, according to the display of LED determine whether server electrifying timing sequence is normal.
In some embodiments, step S2 includes: by 2MA clock signal is converted to M LED control signal, wherein M
For positive integer.
In some embodiments, step S1 includes: that the connecting rod of switching device is moved to second end from first end point
Point is to disconnect original signal to the control of LED and the control of establishing clock signal to LED.
In some embodiments, step S1 includes: the switching device disconnected between power supply and original signal, and is closed electricity
Switching device between source and clock signal.
In some embodiments, step S3 includes: that LED successively shows the corresponding state of each clock signal, if LED is most
The corresponding state of the last one clock signal is shown eventually, shows that server electrifying timing sequence is normal, otherwise shows that LED is currently shown
The latter clock signal of the corresponding clock signal of the state shown occurs abnormal.
In some embodiments, method further include:
S4, control of the clock signal to LED is disconnected by switching device, and restore control of the original signal to LED.
The another aspect of the embodiment of the present invention additionally provides a kind of detection device of server electrifying timing sequence, comprising: multiple
LED；Processing unit is configured to convert LED control signal for clock signal；Switch, connect with processing unit, is configured to
Switch in original signal between control to LED of the control and clock signal of LED；And control unit, connect with multiple LED
It connects, be configured to receive LED control signal and control the light on and off of multiple LED according to LED control signal.
In some embodiments, processing unit includes encoder, is used for 2MA clock signal is converted to M LED control
Signal processed, wherein M is positive integer.
In some embodiments, switch includes: fixed point；First end point connects original signal；Second endpoint connects LED
Control signal；And connecting rod, one end of connecting rod connect fixed point, the other end can be connected to first end point or the second endpoint
Between switch.
In some embodiments, switch includes being configured to control the second switch that original signal is connect with LED；With
It is configured to control the third switch that clock signal is connect with LED.
The present invention has following advantageous effects: showing sequential key signal using LED, can intuitively show and power on
The process of timing；It does not need additionally to increase the LED light on board, burden will not be brought to board area；Using encoder by 2M
A sequential key signal is converted into M LED control signal, greatly reduces the quantity for needing the LED light used；Using one
Switch ensures that synchronization only has the light on and off of one group of signal control LED light, prevents artificial maloperation.
Detailed description of the invention
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technical description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
Some embodiments of invention for those of ordinary skill in the art without creative efforts, can be with
Other embodiments are obtained according to these attached drawings.
Fig. 1 is the flow diagram of the embodiment of the detection method of server electrifying timing sequence provided by the invention；
Fig. 2 is the schematic diagram of one embodiment of the detection device of server electrifying timing sequence provided by the invention；
Fig. 3 is the schematic diagram of existing apparatus；
Fig. 4 is the schematic diagram of another embodiment of the detection device of server electrifying timing sequence provided by the invention.
Specific embodiment
To make the objectives, technical solutions, and advantages of the present invention clearer, below in conjunction with specific embodiment, and reference
The embodiment of the present invention is further described in attached drawing.
It should be noted that all statements for using " first " and " second " are for differentiation two in the embodiment of the present invention
The non-equal entity of a same names or non-equal parameter, it is seen that " first " " second " only for the convenience of statement, does not answer
It is interpreted as the restriction to the embodiment of the present invention, subsequent embodiment no longer illustrates this one by one.
Based on above-mentioned purpose, the first aspect of the embodiment of the present invention proposes a kind of detection of server electrifying timing sequence
The embodiment of method.Shown in fig. 1 is that the process of the embodiment of the detection method of server electrifying timing sequence provided by the invention is shown
It is intended to.As shown in Figure 1, the embodiment of the present invention includes following steps:
S1, control of the original signal to LED is disconnected by switching device, and establish control of the clock signal to LED；
S2, LED control signal is converted for clock signal by encoder, and the aobvious of LED is controlled according to LED control signal
Show；And
S3, determine whether server electrifying timing sequence is normal according to the display of LED.
In some embodiments, method further include: control of the clock signal to LED S4, is disconnected by switching device, and
Restore control of the original signal to LED.
Influence of the original signal to LED in order to prevent needs to disconnect control of the original signal to LED, original signal first
Including debug (debugging) signal.Then clock signal and the connection of LED are established, clock signal includes sequential key signal.
LED is controlled for the ease of clock signal, clock signal can be converted to LED control signal, Mei Geshi
Sequential signal corresponds to a specific LED control signal, and the light on and off of corresponding LED are controlled according to specific LED control signal.Example
Such as, the value of the 27th corresponding LED control signal of clock signal is 11010, that is, controls the light on and off of 5 LED, should just control at this time
LED1 and LED3 processed are bright, and LED2, LED4 and LED5 go out.
LED can successively show the corresponding state of each clock signal, for example, the 1st clock signal is shown first, the 1st
The corresponding LED control signal of clock signal is 00000, that is to say it is 5 LED all lights at this time, then shows the 2nd timing letter
Number, the 2nd corresponding LED control signal of clock signal is 00001, that is to say it is that LED1 goes out at this time, other 4 LED are bright, with this
Analogize, until the display state of LED no longer changes.If the final display state of LED is the corresponding shape of the last one clock signal
State, or by taking 5 LED as an example, 5 LED correspond to 32 clock signals, and the 32nd corresponding LED control signal of clock signal is
11111, if 5 LED go out entirely at this time, show that server electrifying timing sequence is normal, otherwise illustrates that server electrifying timing sequence is abnormal.
It is since the abnormal corresponding LED control signal of clock signal can not show in the led, then abnormal when occurring
When, LED is practical indicate be abnormal clock signal previous signal.For example, the last LED1 and LED3 that is shown is bright,
LED2, LED4 and LED5 go out, then it is shown that the 27th clock signal, occur abnormal being the 28th clock signal.
Clock signal is shown by LED, can intuitively show the process of electrifying timing sequence, also, sequence occurs upon power-up
It can be easy to find out abnormal clock signal when abnormal.
It is important to note that each step in each embodiment of the detection method of above-mentioned server electrifying timing sequence
Can intersect, replace, increase, delete, therefore, these reasonable permutation and combination transformation in server electrifying timing sequence
Detection method should also be as belonging to the scope of protection of the present invention, and protection scope of the present invention should not be confined to embodiment it
On.
Based on above-mentioned purpose, the second aspect of the embodiment of the present invention proposes a kind of detection of server electrifying timing sequence
The embodiment of device.Fig. 2 shows be that one embodiment of detection device of server electrifying timing sequence provided by the invention is shown
It is intended to.As shown in Fig. 2, the detection device of server electrifying timing sequence of the invention includes:
Multiple LED；Processing unit A is configured to convert LED control signal for clock signal；Switch B, with the place
Unit A connection is managed, is configured to switch in original signal between control to LED of the control and clock signal of LED；And control
Unit C processed, connect with multiple LED, is configured to receive LED control signal and be controlled according to the LED control signal described more
The light on and off of a LED.
1 to the 2 of the left side processing unit A in Fig. 2MWhat is represented is clock signal, and 1 to K representative is original signal, and control is single
What the 1 to M of first left side C represented is LED control signal, and that the 1 to M of the right represents is M LED, and V and V2 indicate power supply.
Processing unit A can be encoder, by 2MA clock signal is converted to M control signal, and M is positive integer, can be with
The quantity of the LED used required for greatly reducing.Switch B can be toggle switch, the same time only have access original signal or
Person's clock signal, it is ensured that synchronization only has the light on and off of one group of signal control LED, prevents artificial maloperation.Control unit C is responsible for
The monitoring of server electrifying timing sequence, control unit C can be FPGA, and (Field Programmable Gata Array, scene can
Program gate array) or CPLD (Complex Programable Logic Device, Complex Programmable Logic Devices).Control
It include control module E and other modules D in unit C.
According to preferred embodiment, switch includes: fixed point；First end point connects original signal；Second endpoint connects LED
Control signal；And connecting rod, one end of connecting rod connect the fixed point, the other end can be connected to the first end point or
Switch between second endpoint.
Fig. 3 shows the schematic diagram of existing apparatus.In Fig. 3 F indicate second switch, be configured to control original signal with
The connection of LED.What the 1 to K of the left side of control unit C indicated is original signal, and that the 1 to K of the right indicates is LED, V1 and V2
Indicate power supply.
Fig. 4 shows the signal of another embodiment of the detection device of server electrifying timing sequence provided by the invention
Figure.G indicates third switch in Fig. 4, is configured to control clock signal and the connection of LED.The present embodiment has 32 with server
For clock signal, according to 25=32, then only need to use 5 LED light that originally there is on board.Second is disconnected to open
It closes, opens third switch, 32 clock signals are converted into 5 LED control signals by encoder, this 5 are signally attached to control
Control module E in unit C (CPLD/FPGA) processed, i.e., version lamp and debugging lamp connection signal interface on board, control the right
5 LED light light on and off, the stage that electrifying timing sequence is currently carried out is indicated with the light on and off of LED light.Assuming that when proceeding to the 27th
When a sequential key signal, it can find that LED1 and LED3 are bright at this time, LED2, LED4 and LED5 go out, the value of 5 LED control signals
It is 11010.
The present invention is shown using LED existing on board to do timing, does not increase the quantity of LED, is not increased to board area
Add burden.It is used to show the LED quantity of sequential key signal using encoder needed for can further reducing.It is opened using dial-up
It closes, guarantees simultaneously only one group of control signal access, prevent artificial maloperation.Of the invention being reduced using encoder uses LED
The thought of quantity is also applied on interchanger, due to a large amount of LED of the needs such as the optical module of interchanger, using encoder
Mode can alleviate board area pressure.
Finally, it should be noted that those of ordinary skill in the art will appreciate that realizing the whole in above-described embodiment method
Or part process, related hardware can be instructed to complete by computer program, the detection method of server electrifying timing sequence
Program can be stored in a computer-readable storage medium, and the program is when being executed, it may include such as the implementation of above-mentioned each method
The process of example.Wherein, the storage medium of program can be magnetic disk, CD, read-only memory (ROM) or random access memory
(RAM) etc..The embodiment of above-mentioned computer program, can achieve that corresponding aforementioned any means embodiment is identical or phase
Similar effect.
In addition, disclosed method is also implemented as the computer journey executed by processor according to embodiments of the present invention
Sequence, the computer program may be stored in a computer readable storage medium.When the computer program is executed by processor, hold
The above-mentioned function of being limited in row method disclosed by the embodiments of the present invention.
In addition, above method step and system unit also can use controller and for storing so that controller is real
The computer readable storage medium of the computer program of existing above-mentioned steps or Elementary Function is realized.
In addition, it should be appreciated that the computer readable storage medium (for example, memory) of this paper can be volatibility and deposit
Reservoir or nonvolatile memory, or may include both volatile memory and nonvolatile memory.As an example and
Unrestricted, nonvolatile memory may include read-only memory (ROM), programming ROM (PROM), electrically programmable ROM
(EPROM), electrically erasable programmable ROM (EEPROM) or flash memory.Volatile memory may include that arbitrary access is deposited
Reservoir (RAM), the RAM can serve as external cache.As an example and not restrictive, RAM can be with a variety of
Form obtains, such as synchronous random access memory (DRAM), dynamic ram (DRAM), synchronous dram (SDRAM), double data rate SDRAM (DDR
SDRAM), enhance SDRAM (ESDRAM), synchronization link DRAM (SLDRAM) and directly Rambus RAM (DRRAM).Institute is public
The storage equipment for the aspect opened is intended to the memory of including but not limited to these and other suitable type.
Those skilled in the art will also understand is that, various illustrative logical blocks, mould in conjunction with described in disclosure herein
Block, circuit and algorithm steps may be implemented as the combination of electronic hardware, computer software or both.It is hard in order to clearly demonstrate
This interchangeability of part and software, with regard to various exemplary components, square, module, circuit and step function to its into
General description is gone.This function is implemented as software and is also implemented as hardware depending on concrete application and application
To the design constraint of whole system.The function that those skilled in the art can realize in various ways for every kind of concrete application
Can, but this realization decision should not be interpreted as causing a departure from range disclosed by the embodiments of the present invention.
Various illustrative logical blocks, module and circuit, which can use, in conjunction with described in disclosure herein is designed to
The following component of function here is executed to realize or execute: general processor, digital signal processor (DSP), dedicated integrated electricity
It is road (ASIC), field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete
Any combination of hardware component or these components.General processor can be microprocessor, but alternatively, processor can
To be any conventional processors, controller, microcontroller or state machine.Processor also may be implemented as calculating the group of equipment
Close, for example, the combination of DSP and microprocessor, multi-microprocessor, one or more microprocessors combination DSP and/or it is any its
Its this configuration.
The step of method in conjunction with described in disclosure herein or algorithm, can be directly contained in hardware, be held by processor
In capable software module or in combination of the two.Software module may reside within RAM memory, flash memory, ROM storage
Device, eprom memory, eeprom memory, register, hard disk, removable disk, CD-ROM or known in the art it is any its
In the storage medium of its form.Illustrative storage medium is coupled to processor, enables a processor to from the storage medium
Information is written to the storage medium in middle reading information.In an alternative, storage medium can be integral to the processor
Together.Pocessor and storage media may reside in ASIC.ASIC may reside in user terminal.In an alternative
In, it is resident in the user terminal that pocessor and storage media can be used as discrete assembly.
In one or more exemplary designs, function can be realized in hardware, software, firmware or any combination thereof.
If realized in software, can using function as one or more instruction or code may be stored on the computer-readable medium or
It is transmitted by computer-readable medium.Computer-readable medium includes computer storage media and communication media, which is situated between
Matter includes any medium for helping for computer program to be transmitted to another position from a position.Storage medium can be energy
Any usable medium being enough accessed by a general purpose or special purpose computer.As an example and not restrictive, the computer-readable medium
It may include that RAM, ROM, EEPROM, CD-ROM or other optical disc memory apparatus, disk storage equipment or other magnetic storages are set
It is standby, or can be used for carrying or storage form be instruct or the required program code of data structure and can by general or
Special purpose computer or any other medium of general or specialized processor access.In addition, any connection can suitably claim
For computer-readable medium.For example, if using coaxial cable, optical fiber cable, twisted pair, digital subscriber line (DSL) or all
It is if the wireless technology of infrared ray, radio and microwave to send software from website, server or other remote sources, then above-mentioned coaxial
Cable, fiber optic cable, twisted pair, DSL or such as wireless technology of infrared ray, radio and microwave are included in determining for medium
Justice.As used herein, disk and CD include compact disk (CD), it is laser disk, CD, digital versatile disc (DVD), soft
Disk, Blu-ray disc, wherein disk usually magnetically reproduce data, and CD using laser optics reproduce data.Above content
Combination should also be as being included in the range of computer-readable medium.
It is exemplary embodiment disclosed by the invention above, it should be noted that in the sheet limited without departing substantially from claim
Under the premise of inventive embodiments scope of disclosure, it may be many modifications and modify.According to open embodiment described herein
The function of claim to a method, step and/or movement be not required to the execution of any particular order.In addition, although the present invention is implemented
Element disclosed in example can be described or be required in the form of individual, but be unless explicitly limited odd number, it is understood that be multiple.
It should be understood that it is used in the present context, unless the context clearly supports exceptions, singular " one
It is a " it is intended to also include plural form.It is to be further understood that "and/or" used herein refers to including one or one
Any and all possible combinations of a above project listed in association.
It is for illustration only that the embodiments of the present invention disclose embodiment sequence number, does not represent the advantages or disadvantages of the embodiments.
Those of ordinary skill in the art will appreciate that realizing that all or part of the steps of above-described embodiment can pass through hardware
Complete, relevant hardware can also be instructed to complete by program, program can store in a kind of computer-readable storage
In medium, storage medium mentioned above can be read-only memory, disk or CD etc..
It should be understood by those ordinary skilled in the art that: the discussion of any of the above embodiment is exemplary only, not
It is intended to imply that range disclosed by the embodiments of the present invention (including claim) is limited to these examples；In the think of of the embodiment of the present invention
Under road, it can also be combined between the technical characteristic in above embodiments or different embodiments, and there is this hair as above
Many other variations of the different aspect of bright embodiment, for simplicity, they are not provided in details.Therefore, all in the present invention
Within the spirit and principle of embodiment, any omission, modification, equivalent replacement, improvement for being made etc. be should be included in of the invention real
It applies within the protection scope of example.
Claims (10)
1. a kind of detection method of server electrifying timing sequence characterized by comprising
S1, control of the original signal to LED is disconnected by switching device, and establish control of the clock signal to LED；
S2, LED control signal is converted for clock signal by encoder, and the aobvious of LED is controlled according to the LED control signal
Show；And
S3, determine whether server electrifying timing sequence is normal according to the display of the LED.
2. detection method according to claim 1, which is characterized in that the step S2 includes: by 2MA clock signal conversion
At M LED control signal, wherein M is positive integer.
3. detection method according to claim 1, which is characterized in that the step S1 includes: by the connection of switching device
Bar from first end point is moved to the second endpoint to disconnect original signal to the control of LED and the control of establishing clock signal to LED.
4. detection method according to claim 1, which is characterized in that the step S1 includes: to disconnect power supply and original letter
Switching device between number, and it is closed the switching device between power supply and clock signal.
5. detection method according to claim 1, which is characterized in that when the step S3 includes: that LED successively shows each
The corresponding state of sequential signal, if the corresponding state of the last one clock signal is finally shown in LED, when showing that server powers on
Sequence is normal, and it is abnormal otherwise to show that the latter clock signal for the corresponding clock signal of state that LED is currently shown occurs.
6. detection method according to claim 1, which is characterized in that further include:
S4, control of the clock signal to LED is disconnected by switching device, and restore control of the original signal to LED.
7. a kind of detection device of server electrifying timing sequence characterized by comprising
Multiple LED；
Processing unit is configured to convert LED control signal for clock signal；
Switch, connect with the processing unit, is configured to the control in original signal to the control and clock signal of LED to LED
Switch between system；And
Control unit is connect with multiple LED, is configured to receive LED control signal and is controlled institute according to the LED control signal
State the light on and off of multiple LED.
8. device according to claim 7, which is characterized in that the processing unit includes encoder, is used for 2MA timing
Signal is converted to M LED control signal, and wherein M is positive integer.
9. device according to claim 7, which is characterized in that the switch includes:
Fixed point；
First end point connects original signal；
Second endpoint connects LED control signal；And
One end of connecting rod, connecting rod connects the fixed point, and the other end can be connected to the first end point or described second
Switch between endpoint.
10. device according to claim 7, which is characterized in that the switch includes:
It is configured to control the second switch that original signal is connect with LED；With
It is configured to control the third switch that clock signal is connect with LED.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910035419.3A CN109782886A (en) | 2019-01-15 | 2019-01-15 | A kind of detection method and device of server electrifying timing sequence |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910035419.3A CN109782886A (en) | 2019-01-15 | 2019-01-15 | A kind of detection method and device of server electrifying timing sequence |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109782886A true CN109782886A (en) | 2019-05-21 |
Family
ID=66499426
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910035419.3A Pending CN109782886A (en) | 2019-01-15 | 2019-01-15 | A kind of detection method and device of server electrifying timing sequence |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109782886A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111352041A (en) * | 2020-02-29 | 2020-06-30 | 苏州浪潮智能科技有限公司 | Power supply time sequence measuring method and device |
| CN112596967A (en) * | 2020-12-20 | 2021-04-02 | 苏州浪潮智能科技有限公司 | Method, device and system for testing board card signal time sequence and server system |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201967203U (en) * | 2011-01-06 | 2011-09-07 | 刘志良 | Double timing control circuit of LED (light-emitting diode) lamps |
| CN104978243A (en) * | 2015-06-24 | 2015-10-14 | 浪潮电子信息产业股份有限公司 | Rapid optical path diagnosis method for server |
| CN107797050A (en) * | 2017-10-20 | 2018-03-13 | 郑州云海信息技术有限公司 | A kind of method of location-server mainboard electrifying timing sequence abnormal state |
| CN108920317A (en) * | 2018-07-06 | 2018-11-30 | 郑州云海信息技术有限公司 | A kind of method and apparatus of diagnostic module external-connection displayer part and the multiplexing of PORT80 display device |
| CN109002375A (en) * | 2018-07-24 | 2018-12-14 | 广东浪潮大数据研究有限公司 | A kind of electrifying timing sequence signal monitoring system and method applied to server |
-
2019
- 2019-01-15 CN CN201910035419.3A patent/CN109782886A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201967203U (en) * | 2011-01-06 | 2011-09-07 | 刘志良 | Double timing control circuit of LED (light-emitting diode) lamps |
| CN104978243A (en) * | 2015-06-24 | 2015-10-14 | 浪潮电子信息产业股份有限公司 | Rapid optical path diagnosis method for server |
| CN107797050A (en) * | 2017-10-20 | 2018-03-13 | 郑州云海信息技术有限公司 | A kind of method of location-server mainboard electrifying timing sequence abnormal state |
| CN108920317A (en) * | 2018-07-06 | 2018-11-30 | 郑州云海信息技术有限公司 | A kind of method and apparatus of diagnostic module external-connection displayer part and the multiplexing of PORT80 display device |
| CN109002375A (en) * | 2018-07-24 | 2018-12-14 | 广东浪潮大数据研究有限公司 | A kind of electrifying timing sequence signal monitoring system and method applied to server |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111352041A (en) * | 2020-02-29 | 2020-06-30 | 苏州浪潮智能科技有限公司 | Power supply time sequence measuring method and device |
| CN112596967A (en) * | 2020-12-20 | 2021-04-02 | 苏州浪潮智能科技有限公司 | Method, device and system for testing board card signal time sequence and server system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7377695B2 (en) | User terminal hardware detection method, device, computer device, and storage medium | |
| TWI424176B (en) | Systems and methods for testing integrated circuit devices | |
| CN109782886A (en) | A kind of detection method and device of server electrifying timing sequence | |
| CN108108324A (en) | A kind of PCIE extended methods and device | |
| CN110427342A (en) | A kind of method, equipment and readable medium creating mirror site | |
| CN110413475A (en) | A kind of method and apparatus of correction server power consumption measurements | |
| CN104915297A (en) | APP electricity consumption automatic test method for android device | |
| CN109032993A (en) | A kind of the PCIE board expansion card and its control method of eight road server of binode | |
| CN109800199A (en) | A kind of method and device based on M.2 connector extension SATA hard disc | |
| CN106370223B (en) | A kind of method that realizing switching network versatility, adapter and system | |
| CN109656838A (en) | Processor system and its memory control methods | |
| CN109003429A (en) | A kind of meter register method and device in task based access control pond | |
| CN109491491A (en) | A kind of server timing control and signal monitoring board | |
| CN106940648A (en) | A kind of method, equipment and the test system of automatic loading test item | |
| CN107704228A (en) | A kind of multi-display switching method and device | |
| CN111193818A (en) | Method, system, equipment and medium for obtaining IP address | |
| CN106292544A (en) | Based PC IE interface hardware board and bus control method thereof and system | |
| CN110266546A (en) | A kind of method, equipment and readable medium configuring switch port | |
| CN110046075A (en) | A kind of HPL test method and equipment | |
| CN109343905A (en) | A kind of PCIE resource configuration system and method | |
| CN111857787B (en) | Method, system, equipment and medium for burning firmware of voltage converter | |
| CN110059046A (en) | A kind of method, system and the readable medium of the transmission path of switch data signal | |
| CN109445805A (en) | A kind of multiplexing method and device of JTAG | |
| US10572403B1 (en) | Complex programmable logic device with capability of performing multi-address response and operation method thereof | |
| CN109753394B (en) | Circuit and method for debugging firmware configuration information in real time |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190521 |
|
| RJ01 | Rejection of invention patent application after publication |