CN109753442B - Method and system for solving VPP address conflict of BMC lighting of server backboard - Google Patents

Method and system for solving VPP address conflict of BMC lighting of server backboard Download PDF

Info

Publication number
CN109753442B
CN109753442B CN201910021723.2A CN201910021723A CN109753442B CN 109753442 B CN109753442 B CN 109753442B CN 201910021723 A CN201910021723 A CN 201910021723A CN 109753442 B CN109753442 B CN 109753442B
Authority
CN
China
Prior art keywords
hard disk
lighting
nvme hard
bmc
cpld
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910021723.2A
Other languages
Chinese (zh)
Other versions
CN109753442A (en
Inventor
宁辰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhengzhou Yunhai Information Technology Co Ltd
Original Assignee
Zhengzhou Yunhai Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhengzhou Yunhai Information Technology Co Ltd filed Critical Zhengzhou Yunhai Information Technology Co Ltd
Priority to CN201910021723.2A priority Critical patent/CN109753442B/en
Publication of CN109753442A publication Critical patent/CN109753442A/en
Application granted granted Critical
Publication of CN109753442B publication Critical patent/CN109753442B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention provides a method for solving the conflict of BMC lighting VPP addresses of a server backboard, which comprises the steps of modifying the frame format of communication between BMC and a CPLD, identifying a first CPU Port corresponding to a first hard disk of the backboard, a first VPP address and a lighting signal analyzed by the CPLD by selecting a dial switch on the backboard, judging whether the first hard disk is consistent with a second hard disk or not, and lighting by using an LED (light emitting diode); if not, the result is discarded. The invention can accurately identify the only hard disk by modifying the frame format of the communication between the BMC and the CPLD and matching with the state of the dial switch of the backboard, and realizes the lighting control of the hard disk by analyzing the lighting information to replace the VPP signal issued by the CPU in the VMD unavailable mode. The problem of VPP address conflict in the existing BMC lighting scheme under the condition of multiple CPUs is solved, and the VMD unavailable mode and the normal lighting operation of the BMC on the hard disk are realized.

Description

Method and system for solving VPP address conflict of BMC lighting of server backboard
Technical Field
The invention relates to the technical field of BMC lighting VPP of a server backboard, and particularly provides a method and a system for solving address conflict of BMC lighting VPP of the server backboard.
Background
Nowadays, the server industry is becoming mature, and server products are also coming up endlessly, but the most basic classification of the key device used by the server, namely the hard disk, is still NVME hard disk and SAS/SATA disk.
The Intel CPU supports VPP lighting of NVME hard disks, and the principle is that the CPU directly sends VPP lighting signals to light through an I2C bus, and the VPP lighting signals comprise a hard disk positioning lamp and a hard disk error lamp, wherein the hard disk positioning lamp is blue, and the hard disk error lamp is red. The lighting of the NVME hard disk is divided into two modes: VMD Enable mode and VMD Disable mode. In the VMD Enable mode, the lighting phenomenon is completely correct, but Intel officially confirms that in the VMD Disable mode, the drive does not support the CPU to perform lighting management of the NVME hard disk: the lighting signal is still issued, but the lighting phenomenon is abnormal. Under the VMD Disable mode, a VPP lighting management mechanism of Intel is replaced, and the problem that correct lighting of the NVME hard disk is to be solved urgently is solved.
In the prior art, by introducing the BMC, the CPLD lights up by analyzing a VPP signal issued by the CPU in the VMD Enable mode by determining the VMD mode issued by the BMC, and lights up by an I2C signal issued by the BMC in the VMD Disable mode. A system diagram of a prior art lighting mechanism implementation is given as shown in fig. 1; and the specific format in which BMC is lit by I2C as given in the table below.
I2C Address Register Byte1 Byte2 Byte3 Byte4
0x22 0x00 Address Type (0x00) VPP Address VPP Port (0x00/0x01) LED
In the prior art, in a single-CPU server, the lighting management operation has no problem, but when a multi-CPU server is used, because the VPP addresses of all CPUs are the same, the scheme obviously does not do any treatment, namely in the case of multi-CPU, the CPU cannot distinguish which CPU the BMC lighting information comes from. Therefore, all NVME hard disks having the same VPP address are lighted up, which is not correct.
Disclosure of Invention
In view of the above disadvantages, embodiments of the present invention provide a method and system for solving a collision of a BMC lighting VPP address of a server backplane.
The embodiment of the invention provides a method for solving VPP address conflict of BMC lighting of a server backboard, which comprises the following steps:
s1: the BMC sends frame information to the CPLD for communication; the frame information comprises parameters for identifying CPU codes;
s2: by selecting a dial switch on the backplane, the CPLD identifies a first CPU Port and a first VPP Address corresponding to a first NVME hard disk of the backplane.
Further, in step S1, the frame information includes a first CPU Number.
Further, in step S2, the method for selecting the dial switch on the backplane includes:
if the system is in the VMD Enable mode, the CPLD analyzes the VPP lighting signal and finishes lighting;
if the system is in the VMD Disable mode, the CPLD identifies a first CPU Number corresponding to a first NVME hard disk on the current backboard and a corresponding first VPP Address by identifying the state of the dial switch.
Further, if the system is in the VMD Disable mode, the CPLD identifies the first CPU Number and the corresponding first VPP Address corresponding to the first NVME hard disk on the current backplane by identifying the state of the dial switch, and further includes:
the CPLD analyzes the lighting signal issued by the BMC to analyze a second CPU Number, a second VPP Address and second LED lighting information;
the CPLD judges whether a first NVME hard disk identified by a dial switch is consistent with a second NVME hard disk corresponding to second CPU Number, second VPP Address and second LED lighting information analyzed by a lighting signal issued by the BMC, and if the first NVME hard disk is consistent with the second NVME hard disk, the LED lighting information is used for lighting; and if the first NVME hard disk is inconsistent with the second NVME hard disk, discarding the lighting information.
Further, the BMC issues lighting information through I2C.
A system for solving VPP address conflict of BMC lighting of a server backplane comprises: the system comprises a sending module and a selection identification module;
the issuing module is used for the BMC to communicate by issuing frame information to the CPLD; the frame information comprises parameters for identifying CPU codes;
the selection identification module is used for identifying a first CPU Port and a first VPP Address corresponding to a first NVME hard disk of the backboard by selecting a dial switch on the backboard through the CPLD;
further, the selection identification module comprises a first selection identification module and a second selection identification module;
the first selective identification module is used for analyzing a VPP lighting signal and finishing lighting if the system is in a VMD Enable mode;
and the second selection identification module is used for identifying the first CPU Number corresponding to the first NVME hard disk on the current backboard and the corresponding first VPP Address by the CPLD through identifying the state of the dial switch if the system is in the VMD Disable mode.
The second selection identification module also comprises an analysis module and a judgment processing module;
the analysis module is used for analyzing the lighting signal issued by the BMC by the CPLD to analyze a second CPU Number, a second VPP Address and second LED lighting information;
the judgment processing module is used for judging whether the first NVME hard disk identified by the dial switch is consistent with a second NVME hard disk corresponding to second CPU Number, second VPP Address and second LED lighting information analyzed by the lighting signal issued by the BMC or not by the CPLD, and if the first NVME hard disk is consistent with the second NVME hard disk, lighting is carried out by using the LED lighting information; and if the first NVME hard disk is inconsistent with the second NVME hard disk, discarding the lighting information.
Further, the judgment processing module comprises a judgment module and a processing module;
the judging module is used for judging whether the first NVME hard disk identified by the dial switch is consistent with a second NVME hard disk corresponding to the second CPU Number, the second VPP Address and the second LED lighting information analyzed by the lighting signal issued by the BMC;
the processing module is used for executing corresponding operation according to the judgment result of the judging module, and if the first NVME hard disk is consistent with the second NVME hard disk, the LED lighting information is used for lighting; and if the first NVME hard disk is inconsistent with the second NVME hard disk, discarding the lighting information.
The effect provided in the summary of the invention is only the effect of the embodiment, not all the effects of the invention, and one of the above technical solutions has the following advantages or beneficial effects:
the embodiment of the invention provides a method and a system for solving VPP address conflict of BMC lighting of a server backboard. Then, by selecting a dial switch on the backplane, the CPLD identifies a first CPU Port and a first VPP Address corresponding to a first NVME hard disk of the backplane. Finally, the CPLD analyzes the lighting signal issued by the BMC to analyze a second CPU Number, a second VPP Address and second LED lighting information; the CPLD judges whether the first NVME hard disk identified by the dial switch is consistent with a second NVME hard disk corresponding to the second CPU Number, the second VPP Address and the second LED lighting information analyzed by the lighting signal issued by the BMC, and if the first NVME hard disk is consistent with the second NVME hard disk, the LED lighting information is used for lighting; and if the first NVME hard disk is inconsistent with the second NVME hard disk, discarding the lighting information. According to the method, the frame format of communication between the BMC and the CPLD is modified, the state of a dial switch of the backboard is matched, so that the CPLD can accurately identify the only NVME, and in a VMD Disable mode, the lighting control of the NVME hard disk is realized by analyzing lighting information sent by the BMC through I2C to replace a VPP signal sent by a CPU. The scheme is completed, the VPP address conflict problem existing in the existing BMC lighting scheme under the condition of multiple CPUs is solved, the BMC is used for normally lighting the NVME hard disk under the VMD Disable mode, and a solution is provided for the subsequent product scheme.
Drawings
FIG. 1 is a system diagram of a prior art lighting mechanism implementation;
fig. 2 is a flowchart of a method for resolving a conflict of a BMC lighting VPP address of a server backplane according to embodiment 1 of the present invention;
fig. 3 is a system configuration diagram for solving the collision of the BMC lighting VPP address of the server backplane according to embodiment 1 of the present invention.
Detailed Description
In order to clearly explain the technical features of the present invention, the following detailed description of the present invention is provided with reference to the accompanying drawings. The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. To simplify the disclosure of the present invention, the components and arrangements of specific examples are described below. Furthermore, the present invention may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. It should be noted that the components illustrated in the figures are not necessarily drawn to scale. Descriptions of well-known components and processing techniques and procedures are omitted so as to not unnecessarily limit the invention.
Example 1
The embodiment 1 of the invention provides a method for solving VPP Address conflict of BMC lighting of a server backplane, which is characterized in that a CPLD can know which VPP Address of which CPU a VPP signal comes from through a command by changing an instruction operation issued by the BMC, and can identify a CPU Port and a VPP Address corresponding to a NVME hard disk of the backplane by the CPLD in combination with a dial switch on the backplane, and the CPU Port and the VPP Address correspond to each other, so that the problem of abnormal BMC lighting caused by VPP Address conflict between different CPUs in the existing scheme is solved.
First, the BMC communicates by issuing frame information to the CPLD, the frame information including parameters for identifying the CPU code. As shown in the following table, a "CPU No." byte is added to the frame information sent by the BMC to the CPLD, the CPLD is used as an I2C Slave, the CPU Number parameter is obtained by analyzing the frame information, and the unique NVME hard disk can be determined by combining the "VPP Address".
I2C Addr Register Byte1 Byte2 Byte3 Byte4 Byte5
0x22 0x00 Address Type (0x00) VPP Address VPP Port (0x00/0x01) LED CPU NO. (0x00/0x01)
Secondly, by selecting a dial switch on the backplane, the CPLD identifies a first CPU Port and a first VPP Address corresponding to a first NVME hard disk of the backplane.
If the system is in the VMD Enable mode, the CPLD does not need to identify the state of the dial switch and analyze the lighting information of the BMC, and only needs to normally analyze the VPP lighting signal and complete the lighting operation;
if the system is in the VMD Disable mode, the CPLD identifies a first CPU Number corresponding to a first NVME hard disk on the current backboard and a corresponding first VPP Address by identifying the state of the dial switch;
and the CPLD is used as an I2C Slave, detects and analyzes the lighting signal issued by the BMC, and analyzes the second CPU Number, the second VPP Address and the second LED lighting information.
The CPLD judges whether the first NVME hard disk identified by the dial switch is consistent with a second NVME hard disk corresponding to second CPU Number, second VPP Address and second LED lighting information analyzed by the lighting signal issued by the BMC, and if the first NVME hard disk is consistent with the second NVME hard disk, the LED lighting information is used for lighting; and if the first NVME hard disk is inconsistent with the second NVME hard disk, discarding the lighting information.
Fig. 2 is a flowchart of a method for solving a collision of a BMC lighting VPP address of a server backplane according to embodiment 1 of the present invention;
in step S201, the processing flow is started.
In step S202, the BMC communicates by issuing parameter frame information for identifying the CPU code to the CPLD.
In step S203, the operating mode of the system is determined, and if the system is in the VMD Enable mode, step S204 is executed, and if the system is in the VMD Disable mode, step S205 is executed.
In step S204, the CPLD only needs to analyze the VPP signal and complete lighting without recognizing the state of the dial switch and analyzing the BMC lighting information.
In step S205, the VPP lighting signal is analyzed and lighting is completed.
In step S206, a first CPU Number corresponding to the first NVME hard disk on the backplane and a corresponding first VPP Address are identified.
In step S207, the CPLD analyzes the lighting signal issued by the BMC, and analyzes the second CPU Number, the second VPP Address, and the second LED lighting information.
In step S208, the CPLD determines whether the first NVME hard disk identified by the dial switch is consistent with the second NVME hard disk corresponding to the second CPU Number, the second VPP Address and the second LED lighting information analyzed by the lighting signal issued by the BMC. If the first NVME hard disk is consistent with the second NVME hard disk, executing step S209; if the first NVME hard disk is not consistent with the second NVME hard disk, step S210 is executed.
In step S209, lighting is performed using the LED lighting information.
In step S210, the lighting signal is discarded.
In step S211, the entire flow ends.
Embodiment 1 of the present invention further provides a system for solving a BMC lighting VPP address conflict of a server backplane, and fig. 3 is a system configuration diagram for solving a BMC lighting VPP address conflict of a server backplane according to embodiment 1 of the present invention. The system comprises a sending module and a selection identification module;
the issuing module is used for the BMC to communicate by issuing frame information to the CPLD; wherein the frame information comprises parameters for identifying CPU codes;
the selection identification module is used for identifying a first CPU Port and a first VPP Address corresponding to a first NVME hard disk of the backboard by selecting a dial switch on the backboard;
the selection identification module comprises a first selection identification module and a second selection identification module;
the first selective identification module is used for identifying the state of the dial switch and analyzing BMC lighting information by the CPLD without analyzing a VPP lighting signal and finishing lighting if the system is in the VMD Enable mode.
And the second selection identification module is used for identifying the first CPU Number corresponding to the first NVME hard disk on the current backboard and the corresponding first VPP Address by the CPLD through identifying the state of the dial switch if the system is in the VMD Disable mode.
The second selection identification module also comprises an analysis module and a judgment processing module;
the analysis module is used for the CPLD to analyze the lighting signal issued by the BMC and analyze a second CPU Number, a second VPP Address and second LED lighting information;
the judgment processing module is used for judging whether the first NVME hard disk identified by the dial switch is consistent with a second NVME hard disk corresponding to the second CPU Number, the second VPP Address and the second LED lighting information analyzed by the lighting signal issued by the BMC by the CPLD, and if the first NVME hard disk is consistent with the second NVME hard disk, lighting is carried out by using the LED lighting information; and if the first NVME hard disk is inconsistent with the second NVME hard disk, discarding the lighting information.
The judgment processing module comprises a judgment module and a processing module;
the judging module is used for judging whether the first NVME hard disk identified by the dial switch is consistent with a second NVME hard disk corresponding to the second LED lighting information, wherein the second NVME hard disk is analyzed by the lighting signal issued by the BMC, and the second CPU Number, the second VPP Address and the second NVME hard disk correspond to the second LED lighting information.
The processing module is used for executing corresponding operation according to the judgment result of the judging module, and if the first NVME hard disk is consistent with the second NVME hard disk, the LED lighting information is used for lighting; and if the first NVME hard disk is inconsistent with the second NVME hard disk, discarding the lighting information.
While the invention has been described in detail in the specification and drawings and with reference to specific embodiments thereof, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted; all technical solutions and modifications thereof which do not depart from the spirit and scope of the present invention are intended to be covered by the scope of the present invention.

Claims (5)

1. A method for solving VPP address conflict of BMC lighting of a server backboard is characterized by comprising the following steps:
s1: the BMC sends frame information to the CPLD for communication; the frame information comprises parameters for identifying CPU codes;
s2: through selecting a dial switch on the backboard, the CPLD identifies a first CPU Port and a first VPP Address corresponding to a first NVME hard disk of the backboard; in step S2, the method for selecting a dial switch on a backplane includes: if the system is in the VMD Enable mode, the CPLD analyzes the VPP lighting signal and finishes lighting; if the system is in the VMD Disable mode, the CPLD identifies a first CPU Number corresponding to a first NVME hard disk on the current backboard and a corresponding first VPP Address by identifying the state of the dial switch;
if the system is in the VMD Disable mode, the CPLD identifies the first CPU Number and the corresponding first VPP Address corresponding to the first NVME hard disk on the current backplane by identifying the state of the dial switch, and further includes:
the CPLD analyzes the lighting signal issued by the BMC to analyze a second CPU Number, a second VPP Address and second LED lighting information;
the CPLD judges whether a first NVME hard disk identified by a dial switch is consistent with a second NVME hard disk corresponding to second CPU Number, second VPP Address and second LED lighting information analyzed by a lighting signal issued by the BMC, and if the first NVME hard disk is consistent with the second NVME hard disk, the LED lighting information is used for lighting; and if the first NVME hard disk is inconsistent with the second NVME hard disk, discarding the lighting information.
2. The method of claim 1, wherein in step S1, the frame information comprises a first CPU Number.
3. The method of claim 1, wherein the BMC issues lighting information via I2C bus.
4. A system for solving VPP address conflict of BMC lighting of a server backboard is characterized by comprising: the system comprises a sending module and a selection identification module;
the issuing module is used for the BMC to communicate by issuing frame information to the CPLD; the frame information comprises parameters for identifying CPU codes;
the selection identification module is used for identifying a first CPU Port and a first VPP Address corresponding to a first NVME hard disk of the backboard by selecting a dial switch on the backboard through the CPLD; the selection identification module comprises a first selection identification module and a second selection identification module; the first selective identification module is used for analyzing a VPP lighting signal and finishing lighting if the system is in a VMD Enable mode; the second selection identification module is used for identifying a first CPU Number corresponding to a first NVME hard disk on the current backboard and a corresponding first VPP Address by the CPLD through identifying the state of the dial switch if the system is in the VMD Disable mode;
the second selection identification module also comprises an analysis module and a judgment processing module; the analysis module is used for analyzing the lighting signal issued by the BMC by the CPLD to analyze a second CPU Number, a second VPP Address and second LED lighting information; the judgment processing module is used for judging whether the first NVME hard disk identified by the dial switch is consistent with a second NVME hard disk corresponding to second CPU Number, second VPP Address and second LED lighting information analyzed by the lighting signal issued by the BMC or not by the CPLD, and if the first NVME hard disk is consistent with the second NVME hard disk, lighting is carried out by using the LED lighting information; and if the first NVME hard disk is inconsistent with the second NVME hard disk, discarding the lighting information.
5. The system of claim 4, wherein the judgment processing module comprises a judgment module and a processing module;
the judging module is used for judging whether the first NVME hard disk identified by the dial switch is consistent with a second NVME hard disk corresponding to the second CPU Number, the second VPP Address and the second LED lighting information analyzed by the lighting signal issued by the BMC;
the processing module is used for executing corresponding operation according to the judgment result of the judging module, and if the first NVME hard disk is consistent with the second NVME hard disk, the LED lighting information is used for lighting; and if the first NVME hard disk is inconsistent with the second NVME hard disk, discarding the lighting information.
CN201910021723.2A 2019-01-10 2019-01-10 Method and system for solving VPP address conflict of BMC lighting of server backboard Active CN109753442B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910021723.2A CN109753442B (en) 2019-01-10 2019-01-10 Method and system for solving VPP address conflict of BMC lighting of server backboard

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910021723.2A CN109753442B (en) 2019-01-10 2019-01-10 Method and system for solving VPP address conflict of BMC lighting of server backboard

Publications (2)

Publication Number Publication Date
CN109753442A CN109753442A (en) 2019-05-14
CN109753442B true CN109753442B (en) 2022-02-18

Family

ID=66404586

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910021723.2A Active CN109753442B (en) 2019-01-10 2019-01-10 Method and system for solving VPP address conflict of BMC lighting of server backboard

Country Status (1)

Country Link
CN (1) CN109753442B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110377484A (en) * 2019-06-29 2019-10-25 苏州浪潮智能科技有限公司 Judge the method and system of disk state
CN110543404B (en) * 2019-07-19 2023-07-14 广东浪潮大数据研究有限公司 Server, hard disk lighting method, system and computer readable storage medium
CN110489367B (en) 2019-07-29 2020-10-02 苏州浪潮智能科技有限公司 Method and system for flexibly allocating and easily managing backplane by CPLD (complex programmable logic device)
CN110806964B (en) * 2019-10-31 2023-01-06 苏州浪潮智能科技有限公司 Method and equipment for lighting hard disk and storage medium
CN113225872A (en) * 2021-05-14 2021-08-06 合肥峻茂视觉科技有限公司 LED light source system of color selector

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN205721755U (en) * 2016-03-11 2016-11-23 浙江正泰电器股份有限公司 The Profibus-DP communication expansion card of converter and converter
CN107729220A (en) * 2017-09-27 2018-02-23 郑州云海信息技术有限公司 A kind of design method for realizing more NVMe hard disk backboards lightings
CN108763035A (en) * 2018-05-28 2018-11-06 郑州云海信息技术有限公司 A kind of instruction machine box for server internal hard drive status system and method
CN108959031A (en) * 2018-06-29 2018-12-07 郑州云海信息技术有限公司 A kind of NVME backboard lighting control method thereof, system, medium and equipment
CN109032992A (en) * 2018-07-12 2018-12-18 郑州云海信息技术有限公司 A kind of server NVME hard disk backboard LED control device and method

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2977421B1 (en) * 2011-06-29 2013-08-02 Bull Sas METHOD FOR ASSIGNING LOGICAL ADDRESSES TO THE CONNECTING PORTS OF EQUIPMENT OF A CLUSTER OF SERVERS, COMPUTER PROGRAM AND CLUSTER OF CORRESPONDING SERVERS
US10044795B2 (en) * 2014-07-11 2018-08-07 Vmware Inc. Methods and apparatus for rack deployments for virtual computing environments

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN205721755U (en) * 2016-03-11 2016-11-23 浙江正泰电器股份有限公司 The Profibus-DP communication expansion card of converter and converter
CN107729220A (en) * 2017-09-27 2018-02-23 郑州云海信息技术有限公司 A kind of design method for realizing more NVMe hard disk backboards lightings
CN108763035A (en) * 2018-05-28 2018-11-06 郑州云海信息技术有限公司 A kind of instruction machine box for server internal hard drive status system and method
CN108959031A (en) * 2018-06-29 2018-12-07 郑州云海信息技术有限公司 A kind of NVME backboard lighting control method thereof, system, medium and equipment
CN109032992A (en) * 2018-07-12 2018-12-18 郑州云海信息技术有限公司 A kind of server NVME hard disk backboard LED control device and method

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
一种飞腾服务器刀片系统的网络地址管理方法;何静 等;《第二十届计算机工程与工艺年会暨第六届微处理器技术论坛》;20160811;第387-391页 *
一种高可靠的CPCI背板通信系统防冲突机制的设计与实现;陆琦 等;《机车电传动》;20170310;第2017年卷(第2期);第18-23页 *

Also Published As

Publication number Publication date
CN109753442A (en) 2019-05-14

Similar Documents

Publication Publication Date Title
CN109753442B (en) Method and system for solving VPP address conflict of BMC lighting of server backboard
CN109558282B (en) PCIE link detection method, system, electronic equipment and storage medium
CN110489367B (en) Method and system for flexibly allocating and easily managing backplane by CPLD (complex programmable logic device)
CN106649048B (en) Indicator control system and light emitting diode control method
CN107391368B (en) Method for analyzing consistency of source code and target code in airborne software
CN103077060A (en) Method, device and system for switching master basic input/output system (BIOS) and spare BIOS
US11438987B2 (en) Lighting control method, system and device for NVME backboard, and medium
CN104794043A (en) Control method for achieving light-up indication of server hard disk state
CN103077062A (en) Method and device for detecting code change
CN111813670B (en) Non-invasive MC/DC coverage statistical analysis method
JPWO2018069950A1 (en) Log analysis method, system and program
CN110647472A (en) Breakdown information statistical method and device, computer equipment and storage medium
US20160283305A1 (en) Input/output control device, information processing apparatus, and control method of the input/output control device
US20130032633A1 (en) Chip test system
CN103577318A (en) Code detection method and device
CN104750551A (en) A computer system and user-defined responding method thereof
US20070011487A1 (en) Method and infrastructure for recognition of the resources of a defective hardware unit
CN107818061B (en) Data bus and management bus for associated peripheral devices
CN109271300B (en) Lighting method and system of SATA hard disk and related components
CN109656768A (en) A kind of test method for checking CPU IEER
CN110851316A (en) Abnormity early warning method, abnormity early warning device, abnormity early warning system, electronic equipment and storage medium
CN104142843A (en) System power-on failure diagnosis method
US7318221B2 (en) Windows™ F-language interpreter
CN104679687A (en) Method and device for recognizing interruption source
CN112286855B (en) Adaptive SGPIO decoder realized through logic chip and program

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant