CN109684257B - Remote memory expansion management system - Google Patents

Remote memory expansion management system Download PDF

Info

Publication number
CN109684257B
CN109684257B CN201811585043.5A CN201811585043A CN109684257B CN 109684257 B CN109684257 B CN 109684257B CN 201811585043 A CN201811585043 A CN 201811585043A CN 109684257 B CN109684257 B CN 109684257B
Authority
CN
China
Prior art keywords
memory
expansion chip
memory expansion
chip
remote
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201811585043.5A
Other languages
Chinese (zh)
Other versions
CN109684257A (en
Inventor
王振江
王朝辉
满宏涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Inspur Smart Computing Technology Co Ltd
Original Assignee
Guangdong Inspur Big Data Research Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Inspur Big Data Research Co Ltd filed Critical Guangdong Inspur Big Data Research Co Ltd
Priority to CN201811585043.5A priority Critical patent/CN109684257B/en
Publication of CN109684257A publication Critical patent/CN109684257A/en
Application granted granted Critical
Publication of CN109684257B publication Critical patent/CN109684257B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • G06F13/404Coupling between buses using bus bridges with address mapping
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

The invention discloses a remote memory expansion management system, which comprises a CPU processor, a main memory expansion chip, a plurality of remote memory expansion chips, a plurality of memory controllers and a plurality of memory groups, wherein the CPU processor is connected with the main memory expansion chip through a bus; the CPU processor is connected with the main memory expansion chip, the main memory expansion chip is respectively connected with a plurality of remote memory expansion chips, each remote memory expansion chip is connected with at least one memory controller, and each memory controller is connected with one memory group; the main memory expansion chip is used for communicating with the CPU processor and mapping management of the memory space corresponding to the memory group, and the remote memory expansion chip is used for communicating with the corresponding memory controller and mapping management of the memory space of the corresponding memory group. The method and the device can avoid waste of the memory resources and can realize capacity expansion of the memory resources according to actual needs.

Description

Remote memory expansion management system
Technical Field
The invention relates to the technical field of memory management, in particular to a remote memory expansion management system.
Background
Currently, the computing power, memory capacity, and bandwidth of the input/output interface of the processor are three important performance evaluation indicators for evaluating the server system. At present, the multi-core process of the processor and the cluster scheme of the CPU processor are mature, so that the continuous improvement of the computing performance is ensured, and high-speed interfaces such as PCI Express, 100G Ethernet and the like are continuously provided in the industry for improving the bandwidth of input and output interfaces. However, the corresponding memory still adopts the old design, and although the capacity of the monolithic memory is increased along with the process upset, the memory capacity is still a bottleneck of the system from the whole system perspective.
Specifically, a server system in the prior art is composed of a plurality of blade motherboards, and a schematic structural diagram of each blade motherboard is shown in fig. 1, where a Central Processing Unit (CPU) processor, a memory controller chip (memory controller for short), and a memory storage group (memory group for short) are integrated on one blade motherboard. The CPU processor is connected with the memory controller, and the memory controller manages the memory group. According to the scheme, after the blade main board is manufactured, the capacity which can be provided is determined, and the capacity cannot be expanded according to actual needs.
In summary, the memory implementation scheme in the prior art has a problem that capacity expansion cannot be performed according to actual needs.
Disclosure of Invention
The invention aims to provide a remote memory expansion management system, which can solve the problem that the capacity expansion can not be carried out according to actual needs in the memory implementation scheme in the prior art.
In order to achieve the above purpose, the invention provides the following technical scheme:
a remote memory expansion management system comprises a CPU processor, a main memory expansion chip, a plurality of remote memory expansion chips, a plurality of memory controllers and a plurality of memory groups; the CPU processor is connected with the main memory expansion chip, the main memory expansion chip is respectively connected with a plurality of remote memory expansion chips, each remote memory expansion chip is connected with at least one memory controller, and each memory controller is connected with one memory group; the main memory expansion chip is used for communicating with the CPU processor and mapping management of the memory space corresponding to the memory group, and the remote memory expansion chip is used for communicating with the corresponding memory controller and mapping management of the memory space of the corresponding memory group.
Preferably, the system also comprises at least one switching memory expansion chip, and the main memory expansion chip is connected with the corresponding remote memory expansion chip through the at least one switching memory expansion chip; the switching memory expansion chip is used for realizing data transmission between the main memory expansion chip and the corresponding remote memory expansion chip.
Preferably, data transmission is realized between the memory expansion chips by adopting an optical fiber high-speed interface, and the memory expansion chips comprise the main memory expansion chip, the switching memory expansion chip and the far-end memory expansion chip.
Preferably, the remote memory expansion chip includes a notification unit, configured to notify the main memory expansion chip of corresponding failure information when a failure occurs in a connected memory group; correspondingly, the main memory expansion chip comprises a management unit, which is used for determining that the corresponding memory group is a fault memory group when fault information is received, and determining that the memory space corresponding to the fault memory group is an unusable invalid memory space.
Preferably, the CPU processor includes a prompt unit, configured to receive fault information sent by the main memory expansion chip, and output the fault information to instruct a worker to repair or replace a corresponding memory group.
Preferably, the memory banks are all DDR memory banks.
Preferably, the DDR memory banks are all disposed in the same cabinet.
The invention provides a remote memory expansion management system, which comprises a CPU processor, a main memory expansion chip, a plurality of remote memory expansion chips, a plurality of memory controllers and a plurality of memory groups, wherein the CPU processor is connected with the main memory expansion chip; the CPU processor is connected with the main memory expansion chip, the main memory expansion chip is respectively connected with a plurality of remote memory expansion chips, each remote memory expansion chip is connected with at least one memory controller, and each memory controller is connected with one memory group; the main memory expansion chip is used for communicating with the CPU processor and mapping management of the memory space corresponding to the memory group, and the remote memory expansion chip is used for communicating with the corresponding memory controller and mapping management of the memory space of the corresponding memory group. According to the technical scheme, the connection between the physically separated CPU processor and the memory controllers connected with the memory groups is realized through the connection of the memory expansion chips (including the main memory expansion chip and the remote memory expansion chip), and the memory expansion chips can be connected with a plurality of memory controllers, so that the memory controllers and the memory groups with corresponding quantity can be accessed through the memory expansion chips when the capacity expansion is required to be realized, and the memory controllers and the memory groups with corresponding quantity accessed by the memory expansion chips can be removed when the capacity is required to be smaller, so that the waste of memory resources can be avoided, and the capacity expansion of the memory resources can be realized according to actual requirements.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
FIG. 1 is a schematic structural diagram of a blade main board in the prior art;
fig. 2 is a schematic diagram illustrating a first structure of a remote memory expansion system according to an embodiment of the present invention;
fig. 3 is a schematic diagram of a second structure of a cloud memory expansion system according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The embodiment of the invention provides a remote memory expansion management system, which comprises a CPU (central processing unit), a main memory expansion chip, a plurality of remote memory expansion chips, a plurality of memory controllers and a plurality of memory groups, wherein the main memory expansion chip is used for storing a plurality of remote memory expansion chips; the CPU processor is connected with the main memory expansion chip, the main memory expansion chip is respectively connected with a plurality of remote memory expansion chips, each remote memory expansion chip is connected with at least one memory controller, and each memory controller is connected with one memory group; the main memory expansion chip is used for communicating with the CPU processor and mapping management of the memory space corresponding to the memory group, and the remote memory expansion chip is used for communicating with the corresponding memory controller and mapping management of the memory space corresponding to the memory group.
Fig. 2 shows a schematic structural diagram of a remote memory expansion management system according to the present invention when the number of the memory controller and the number of the memory groups are three and the number of the remote memory expansion chips is one. The CPU processor and the corresponding memory expansion chip can be positioned on the same mainboard, and the memory expansion chip positioned on the mainboard is called as a main memory expansion chip and is mainly responsible for communication with the CPU processor and mapping management of a memory space corresponding to a connected memory group; the memory controller and the corresponding memory group are generally located on the same sub-motherboard, and the memory expansion chip corresponding to the memory controller may be referred to as a remote memory expansion chip and is mainly responsible for connecting the memory controller and the corresponding memory group, performing mapping management on the corresponding memory group, transmitting information and data of the corresponding memory group to the main memory expansion chip, and transmitting the information and data to the CPU processor by the main memory expansion chip. The meaning and the function of the CPU processor, the memory controller, and the memory group in this embodiment are the same as those of the corresponding concept in the prior art, and are not described herein again; the memory expansion chip needs to load a protocol for realizing data transmission and corresponding mapping management functions, and the protocol can be set by a worker according to the functions realized by the memory expansion chip which are actually needed; specifically, the memory expansion chip, except for the function of data transmission, may monitor the working state of the connected memory group in real time through the corresponding memory controller, if the working state of the memory group is normal, allow the CPU processor to use it, otherwise refuse the CPU processor to use it; the main memory expansion chip can obtain the working state of the corresponding memory group by the remote memory expansion chip, and further determine the usable memory group and the unusable memory group so as to ensure the smooth realization of the data storage function.
In addition, the memory expansion chip is provided with a plurality of ports for realizing connection, so that the main memory expansion can be connected with a plurality of remote memory control chips, and each remote memory control chip can be connected with a plurality of memory controllers, thereby realizing the expansion of the memory capacity.
According to the technical scheme, the connection between the physically separated CPU processor and the memory controllers connected with the memory groups is realized through the connection of the memory expansion chips (including the main memory expansion chip and the remote memory expansion chip), and the memory expansion chips can be connected with a plurality of memory controllers, so that the memory controllers and the memory groups with corresponding quantity can be accessed through the memory expansion chips when the capacity expansion is required to be realized, and the memory controllers and the memory groups with corresponding quantity accessed by the memory expansion chips can be removed when the capacity is required to be smaller, so that the waste of memory resources can be avoided, and the capacity expansion of the memory resources can be realized according to actual requirements.
In addition, because the CPU processor, the memory controller and the memory bank are all located on the same motherboard in the prior art, when a fault occurs in a certain memory in the memory bank, the whole memory bank is unavailable, the system goes down, and the fault tolerance is poor. In the application, a plurality of memory groups can be connected through the memory expansion chip, and even if a certain memory group fails, the data storage function can be realized based on other memory groups, so that the fault tolerance of the system is improved. In addition, in the prior art, when the memory bank and the memory controller are upgraded, the memory bank, the memory controller and the CPU are located on the same mainboard, so that only a new mainboard can be purchased. Therefore, the method and the device can solve the bottleneck problem of the memory capacity existing in the prior art through capacity expansion, improve the fault tolerance and the safety of the system, and reduce the cost of later-stage system updating.
The embodiment of the invention provides a remote memory expansion management system, which also comprises at least one switching memory expansion chip, wherein a main memory expansion chip is connected with a corresponding remote memory expansion chip through the at least one switching memory expansion chip; the switching memory expansion chip is used for realizing data transmission between the main memory expansion chip and the corresponding remote memory expansion chip.
It should be noted that the memory expansion chips that implement the connection between different memory expansion chips to implement the corresponding data transmission function may be referred to as transit memory expansion chips, the number of the memory controllers and the memory groups is six, and the structural schematic diagram when the number of the transit memory expansion chips is one may be as shown in fig. 3. It should be noted that, the remote memory expansion chip may be directly connected to the main memory expansion chip, and in order to further increase the expandable memory capacity, in this embodiment, at least one transit memory expansion chip is added between the main memory expansion chip and the remote memory expansion chip, and each transit memory expansion chip may be connected to a plurality of remote memory expansion chips, so when capacity expansion needs to be implemented, one main memory expansion chip may be connected to a plurality of transit memory expansion chips, and one transit memory expansion chip may be connected to a plurality of remote memory expansion chips, thereby ensuring the maximization of the expanded memory capacity by means of the multi-stage expansion. Of course, the precondition of adding the switching memory expansion chip is that the requirement for delay in data transmission is not high, so that the data transmission speed is inevitably reduced when data transmission is performed between the multi-level chips, and therefore, when the requirement for delay is not high, the expansion of the memory capacity can be realized through the switching memory expansion chip according to actual needs.
The embodiment of the invention provides a remote memory expansion management system, wherein data transmission can be realized among memory expansion chips by adopting an optical fiber high-speed interface, and the memory expansion chips comprise a main memory expansion chip, a switching memory expansion chip and a remote memory expansion chip.
It should be noted that, in order to ensure high-speed transmission of data, in this embodiment, an optical fiber high-speed interface is used as a data transmission interface between different memory expansion chips, so that the technical scheme disclosed in this application can ensure a higher data transmission speed and improve system performance while realizing memory capacity expansion according to actual needs.
The embodiment of the invention provides a remote memory expansion management system.A remote memory expansion chip can comprise a notification unit, a main memory expansion chip and a remote memory expansion unit, wherein the notification unit is used for notifying corresponding fault information to the main memory expansion chip when a connected memory group has a fault; correspondingly, the main memory expansion chip may include a management unit, configured to determine, when the failure information is received, that the corresponding memory group is a failed memory group, and determine that a memory space corresponding to the failed memory group is an unusable invalid memory space.
It should be noted that the main memory expansion chip may default that the memory banks are all normal memory banks and further use the memory space of the memory banks; when the remote memory expansion chip learns that the corresponding memory group has a fault through the memory controller, the remote memory expansion chip can send the fault information including the corresponding fault to the main memory control chip through the notification unit; the management unit of the main memory control chip can locate the memory group with the fault based on the port for sending the fault information, determine the memory space of the fault memory group as the unavailable memory space, and realize the data storage function only by using the memory groups in other normal working states, so that the data storage function can be continuously realized based on the memory group in normal working when any memory group is in failure, and the effectiveness and reliability of data storage are ensured.
The embodiment of the invention provides a remote memory expansion management system.A CPU (central processing unit) processor can comprise a prompting unit for receiving fault information sent by a main memory expansion chip and outputting the fault information so as to instruct a worker to maintain or replace a corresponding memory group.
It should be noted that, after the main memory expansion chip obtains the failure information, the failure information may be output by the prompt unit, so that the worker may locate the failed memory group through the failure information, and then implement corresponding operations such as maintenance or replacement, and certainly, the worker may access the failed memory group again to the corresponding remote memory expansion chip when the failed memory group can be used, thereby ensuring timely maintenance and replacement of the damaged part, and ensuring that there is a sufficient memory group for use.
The embodiment of the invention provides a remote memory expansion management system, and a memory group can be a DDR memory group.
DDR (sdramdata Rate SDRAM, double Data Rate synchronous dynamic random access memory) has a high Data access Rate, so that in this embodiment, a DDR memory bank is used to implement a Data storage function, and system performance can be further improved. In addition, the DDR memory groups can be arranged in the same cabinet. Therefore, the physical pooling of the memory groups is realized, and the corresponding management of the memory groups by workers is facilitated. Of course, other arrangements can be made according to actual needs, and are within the protection scope of the invention.
It should be noted that, parts of the foregoing technical solutions provided in the embodiments of the present invention that are consistent with implementation principles of corresponding technical solutions in the prior art are not described in detail, so as to avoid redundant details.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims (6)

1. A remote memory expansion management system is characterized by comprising a CPU processor, a main memory expansion chip, a plurality of remote memory expansion chips, a plurality of memory controllers and a plurality of memory groups; the CPU processor is connected with the main memory expansion chip, the main memory expansion chip is respectively connected with a plurality of remote memory expansion chips, each remote memory expansion chip is connected with at least one memory controller, and each memory controller is connected with one memory group; the main memory expansion chip is used for communicating with the CPU and mapping and managing the memory space corresponding to the memory group, and the remote memory expansion chip is used for communicating with the corresponding memory controller and mapping and managing the memory space corresponding to the memory group;
the remote memory expansion chip comprises a notification unit, which is used for notifying the main memory expansion chip of corresponding fault information when a connected memory group has a fault; correspondingly, the main memory expansion chip comprises a management unit, which is used for determining that the corresponding memory group is a fault memory group when fault information is received, and determining that the memory space corresponding to the fault memory group is an unusable invalid memory space.
2. The system according to claim 1, further comprising at least one transit memory expansion chip, wherein the main memory expansion chip is connected to a corresponding remote memory expansion chip through at least one transit memory expansion chip; the switching memory expansion chip is used for realizing data transmission between the main memory expansion chip and the corresponding remote memory expansion chip.
3. The system of claim 2, wherein the memory expansion chips implement data transmission using an optical fiber high-speed interface, and the memory expansion chips include the main memory expansion chip, the switching memory expansion chip, and the remote memory expansion chip.
4. The system according to claim 3, wherein the CPU processor comprises a prompt unit, configured to receive fault information sent by the main memory expansion chip, and output the fault information to instruct a worker to repair or replace the corresponding memory group.
5. The system of claim 4, wherein the memory banks are DDR memory banks.
6. The system of claim 5, wherein the DDR memory banks are all disposed within a same cabinet.
CN201811585043.5A 2018-12-24 2018-12-24 Remote memory expansion management system Active CN109684257B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811585043.5A CN109684257B (en) 2018-12-24 2018-12-24 Remote memory expansion management system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811585043.5A CN109684257B (en) 2018-12-24 2018-12-24 Remote memory expansion management system

Publications (2)

Publication Number Publication Date
CN109684257A CN109684257A (en) 2019-04-26
CN109684257B true CN109684257B (en) 2022-08-12

Family

ID=66188218

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811585043.5A Active CN109684257B (en) 2018-12-24 2018-12-24 Remote memory expansion management system

Country Status (1)

Country Link
CN (1) CN109684257B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113868155B (en) * 2021-11-30 2022-03-08 苏州浪潮智能科技有限公司 Memory space expansion method and device, electronic equipment and storage medium
CN115686153B (en) * 2022-12-29 2023-03-31 浪潮电子信息产业股份有限公司 Memory module and electronic equipment
CN116225177B (en) * 2023-05-06 2023-08-15 苏州浪潮智能科技有限公司 Memory system, memory resource adjusting method and device, electronic equipment and medium

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101872308A (en) * 2009-04-25 2010-10-27 鸿富锦精密工业(深圳)有限公司 Memory bar control system and control method thereof
CN102520768A (en) * 2011-12-29 2012-06-27 曙光信息产业股份有限公司 Blade server motherboard and system
CN103019324A (en) * 2012-12-26 2013-04-03 无锡江南计算技术研究所 Reconfigurable server with enhanced memory capacity
CN104484021A (en) * 2014-12-23 2015-04-01 浪潮电子信息产业股份有限公司 Server system with expandable memory
CN106959893A (en) * 2017-03-31 2017-07-18 联想(北京)有限公司 Accelerator, EMS memory management process and data handling system for accelerator
CN107844433A (en) * 2017-11-24 2018-03-27 郑州云海信息技术有限公司 A kind of isomery mixing inner server framework

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101872308A (en) * 2009-04-25 2010-10-27 鸿富锦精密工业(深圳)有限公司 Memory bar control system and control method thereof
CN102520768A (en) * 2011-12-29 2012-06-27 曙光信息产业股份有限公司 Blade server motherboard and system
CN103019324A (en) * 2012-12-26 2013-04-03 无锡江南计算技术研究所 Reconfigurable server with enhanced memory capacity
CN104484021A (en) * 2014-12-23 2015-04-01 浪潮电子信息产业股份有限公司 Server system with expandable memory
CN106959893A (en) * 2017-03-31 2017-07-18 联想(北京)有限公司 Accelerator, EMS memory management process and data handling system for accelerator
CN107844433A (en) * 2017-11-24 2018-03-27 郑州云海信息技术有限公司 A kind of isomery mixing inner server framework

Also Published As

Publication number Publication date
CN109684257A (en) 2019-04-26

Similar Documents

Publication Publication Date Title
US10642704B2 (en) Storage controller failover system
CN102449621B (en) Node controller chain switching method, processor system, and nodes
CN100470494C (en) Cluster availability management method and system
CN109684257B (en) Remote memory expansion management system
CN103199972B (en) The two-node cluster hot backup changing method realized based on SOA, RS485 bus and hot backup system
CN103207841B (en) Based on data read-write method and the device of key-value pair buffer memory
CN101776983B (en) The synchronous method of information of double controllers in disk array and disc array system
CN105279133A (en) VPX parallel DSP signal processing board card based on SoC online reconstruction
CN102622279B (en) Redundancy control system, method and Management Controller
CN105159798A (en) Dual-machine hot-standby method for virtual machines, dual-machine hot-standby management server and system
CN103188157B (en) A kind of router equipment
CN109918230A (en) A kind of business board abnormal restoring method and system
CN116881053B (en) Data processing method, exchange board, data processing system and data processing device
CN105577430A (en) Node management method of high-end fault-tolerant server
CN113867226A (en) Industrial control system-oriented redundant data acquisition system
CN105763488B (en) Data center aggregation core switch and backboard thereof
WO2021012169A1 (en) Method of improving reliability of storage system, and related apparatus
CN103984390A (en) Blade and blade server
CN104252416A (en) Accelerator and data processing method
CN110806989A (en) Storage server
CN105607872A (en) Storage apparatus
CN101072088A (en) Data backup system, main board and data backup method
EP3355525B1 (en) Computing apparatus, node device, and server
CN109995597B (en) Network equipment fault processing method and device
CN104503871A (en) Implementation method based on full-redundancy model of small computer system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant