CN109634015A - array substrate and display panel thereof - Google Patents
array substrate and display panel thereof Download PDFInfo
- Publication number
- CN109634015A CN109634015A CN201811636996.XA CN201811636996A CN109634015A CN 109634015 A CN109634015 A CN 109634015A CN 201811636996 A CN201811636996 A CN 201811636996A CN 109634015 A CN109634015 A CN 109634015A
- Authority
- CN
- China
- Prior art keywords
- active switch
- shared
- charge
- pixel region
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 48
- 239000004973 liquid crystal related substance Substances 0.000 claims description 17
- 230000008878 coupling Effects 0.000 claims description 15
- 238000010168 coupling process Methods 0.000 claims description 15
- 238000005859 coupling reaction Methods 0.000 claims description 15
- 150000003377 silicon compounds Chemical group 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 2
- 230000001360 synchronised effect Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000000007 visual effect Effects 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 238000007599 discharging Methods 0.000 description 2
- 239000002096 quantum dot Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical group N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 239000013078 crystal Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- MRNHPUHPBOKKQT-UHFFFAOYSA-N indium;tin;hydrate Chemical group O.[In].[Sn] MRNHPUHPBOKKQT-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1365—Active matrix addressed cells in which the switching element is a two-electrode device
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The application relates to an array substrate and a display panel thereof, wherein the array substrate comprises a plurality of pixel structures, each pixel structure comprises a main pixel area and a sub-pixel area, a gate line is arranged between the main pixel area and the sub-pixel area and is respectively connected with a first active switch and a second active switch, and a source line is respectively connected with the first active switch and the second active switch; a shared active switch connected to the gate line and adjacent to the first and second active switches; the first active switch, the second active switch and the shared active switch are arranged on the grid line, and the control end of the first active switch, the control end of the second active switch and the control end of the shared active switch are connected, wherein the conducting layers of the first active switch, the second active switch and the shared active switch are connected.
Description
Technical field
The invention relates to field of display technology, especially with regard to a kind of array substrate and its display panel.
Background technique
With the development of information-intensive society, demand of the people to display equipment increases year by year, to push liquid crystal display panel
Fast development, the size of panel also becomes greatly, especially also higher and higher to requirements such as wide viewing angle, low energy consumption, therefore film is brilliant
The dot structure of body pipe (TFT) device and liquid crystal display panel designs also towards diversified development.
For suitable for different display situations, display has the design of a variety of different display patterns, such as: twisted-nematic
The plurality of display modes such as (Twisted Nematic, TN) mode, vertical orientation (Vertical Alignment, VA).Wherein VA
Mode has high contrast, wide viewing angle, is not necessarily to the advantages such as friction matching so most commonly seen.
Under the display pattern of wide viewing angle, since the liquid crystal molecule observed in different perspectives is directed toward difference, result in big
The cross-color observed under visual angle, and VA mode is using the liquid crystal vertically rotated, the diversity ratio of liquid crystal molecule birefringence
It is larger, cause the colour cast problem under big visual angle than more serious.Therefore, in order to improve the cross-color at big visual angle, panel view is promoted
Angle performance, reduces colour cast, and 8 farmland, 3 transistor (3T_8domain) technology is gradually applied in the design of large size TV panel,
This technological core is 4 farmlands for making 4 farmlands of main (main) pixel region and time (sub) pixel region in the same pixel (pixel)
Liquid crystal molecule rotational angle it is different, so as to improve colour cast.
Wherein, a dot structure can be divided into main pixel region and sub-pixel area two parts when dot structure designs, and
The voltage in sub-pixel area is reduced by shared active switch, to control the liquid crystal rotation amount in main pixel region and sub-pixel area
Difference, to improve under wide viewing angle the phenomenon that cross-color.
Although however, shared active switch and by grid line control and open or close, grid signal
The impedance influences by entity route are transmitted, sharing active switch reception grid signal can be than controlling main pixel region and sub-pixel area
Two active switches it is slightly late, therefore can not be opened and closed simultaneously with this two active switch, can so postpone sub-pixel area
Voltage adjusting, for the cross-color problem under big visual angle compared with can not effectively release, picture colour cast situation is still relatively obvious.
Summary of the invention
In order to solve the above-mentioned technical problem, the purpose of the application is, provides a kind of array substrate and its display panel, can
In the premise for not changing existing production procedure substantially, to enable the active switch of pixel region synchronize or substantially synchronous unlatching and pass
It closes.
It the purpose of the application and solves its technical problem and adopts the following technical solutions to realize.It is proposed according to the application
A kind of array substrate, the array substrate includes: multiple dot structures, and each dot structure is set to by grid line and source electrode
Line intersects the pixel region to be formed, and the dot structure includes main pixel region and sub-pixel area, and the grid line setting exists
Between the main pixel region and the sub-pixel area, the grid line is separately connected the first active switch and the second active switch,
Main pixel region described in the first active switch electric property coupling, sub-pixel area described in the second active switch electric property coupling, institute
It states source electrode line and is connected to first active switch and second active switch；Shared active switch, described in connection
Grid line and adjacent first active switch and second active switch；Wherein, first active switch, described second
Active switch and the shared active switch are arranged on the grid line, and the control terminal of first active switch, described the
The control terminal of two active switches, with the control terminal of the shared active switch, conductive layer belonging to this three is connected.
The application solves its technical problem also following technical measures can be used to further realize.
In some embodiments, first active switch is equal with the width of first end of second active switch.
In some embodiments, the width of the second end of first active switch and the second of second active switch
The width at end is equal or different.
In some embodiments, the width and second of the first end of first active switch and second active switch
The width at end is optionally equal or Local Phase etc..
In the embodiment of the application, first active switch, second active switch and the shared active
The width of the first end of switch is equal.
In the embodiment of the application, first active switch, second active switch and the shared active
The width of the second end of switch is equal.
In the embodiment of the application, first active switch, second active switch and the shared active
The first end of switch and the width of second end are equal.
In the embodiment of the application, the open and close of the shared active switch are controlled by the grid line
System.
In the embodiment of the application, first active switch, second active switch and the shared active
Switch, the opportunity of the open and close of this three active switch are identical.
In the embodiment of the application, the control of the control terminal of first active switch, second active switch
It holds, the control terminal with the shared active switch, conductive layer belonging to this three is grid layer.
In the embodiment of the application, the conductive layer is silicon nitride.
In the embodiment of the application, the conductive layer is silicon compound composition, wherein the silicon member of the silicon compound
Element is amorphous silicon.
In the embodiment of the application, the first end of the shared active switch connects the main pixel region, described
The second end of shared active switch connects the sub-pixel region, shape between the first end and second end of the shared active switch
At the first charge and discharge channel, is formed between the first end of second active switch and the second end of the shared active switch
Two charge and discharge channels, the equal length of the first charge and discharge channel and the second charge and discharge channel or different.
In the embodiment of the application, the length of the first charge and discharge channel is greater than the second charge and discharge channel
When length, the efficiency for charge-discharge of the first charge and discharge channel is higher than the efficiency for charge-discharge of the second charge and discharge channel.
In the embodiment of the application, the length of the first charge and discharge channel is less than the second charge and discharge channel
When length, the efficiency for charge-discharge of the first charge and discharge channel is lower than the efficiency for charge-discharge of the second charge and discharge channel.
In the embodiment of the application, the equal length of the first charge and discharge channel and the second charge and discharge channel
When, the first charge and discharge channel is equal with the efficiency for charge-discharge of the second charge and discharge channel.
The another object of the application is a kind of array substrate proposed, comprising: multiple dot structures, each dot structure are set
It is placed in and is intersected the pixel region formed by grid line and source electrode line, the dot structure includes main pixel region and sub-pixel
Area, the grid line are arranged between the main pixel region and the sub-pixel area, and the grid line is separately connected first actively
Switch and the second active switch, main pixel region described in the first active switch electric property coupling, second active switch are electrical
The sub-pixel area is coupled, the source electrode line is connected to first active switch and second active switch；Altogether
Active switch is enjoyed, the grid line is connected and abuts first active switch and second active switch；Wherein, described
One active switch, second active switch and the shared active switch are arranged on the grid line, and first active
The control terminal of switch, the control terminal of second active switch, with the control terminal of the shared active switch, belonging to this three
Conductive layer is connected；Wherein, the first end of the shared active switch connects the main pixel region, the shared active switch
Second end connect the sub-pixel region, form the first charge and discharge between the first end and second end of the shared active switch
Channel forms the second charge and discharge ditch between the first end of second active switch and the second end of the shared active switch
Road, the equal length of the first charge and discharge channel and the second charge and discharge channel, the first charge and discharge channel with it is described
The efficiency for charge-discharge of second charge and discharge channel is equal；Wherein, the open and close of the shared active switch are by the grid
Line is controlled, and first active switch, second active switch and the shared active switch, this three active switch are opened
It is identical for opening with the opportunity closed.
The further object of the application is a kind of display panel proposed, comprising: previously described any array substrate；It is opposite
Substrate is oppositely arranged with the array substrate；Liquid crystal layer is set between the array substrate and opposite substrate.
The another object of the application is a kind of display device proposed, comprising: control module；It is controlled by the control module
Display panel comprising: previously described any array substrate；Opposite substrate is oppositely arranged with the array substrate；Liquid crystal
Layer, is set between the array substrate and opposite substrate.
The application can not substantially change the premise of existing production procedure, make shared active switch and control major/minor pixel
The active switch in area is synchronous or substantially synchronizes open and close, the delay for avoiding the voltage in sub-pixel area from adjusting.Secondly, realizing three
A active switch synchronous charging/discharging behavior, relatively can control the voltage difference of major/minor pixel region, effectively adjust major/minor pixel region
Liquid crystal deflection angle, and then lower or avoid the distortion of display picture color and colour cast problem.By adjusting shared active switch
Relevant charge and discharge channel length size, to adjust the voltage difference of main pixel region Yu sub-pixel area, to reach effectively control 3T
The liquid crystal deflection situation of pixel, to reduce Display panel screen colour cast.
Detailed description of the invention
Fig. 1 is exemplary dot structure schematic diagram.
Fig. 2 a is the dot structure schematic diagram for showing one embodiment of the application.
Fig. 2 b is the partial enlargement diagram for showing Fig. 2 a.
Specific embodiment
The explanation of following embodiment is to can be used to the particular implementation of implementation to illustrate the application with reference to additional schema
Example.The direction term that the application is previously mentioned, such as "upper", "lower", "front", "rear", "left", "right", "inner", "outside", " side "
Deng being only the direction with reference to annexed drawings.Therefore, the direction term used be to illustrate and understand the application, rather than to
Limit the application.
Attached drawing and explanation are considered inherently illustrative, rather than restrictive.The similar list of structure in the figure
Member is to be given the same reference numerals.In addition, in order to understand and be convenient for description, the size and thickness of each component shown in the accompanying drawings are
It is arbitrarily shown, but the application is without being limited thereto.
In the accompanying drawings, for clarity, the thickness in layer, film, panel, region etc. is exaggerated.In the accompanying drawings, in order to understand
With convenient for description, the thickness of some layer and region is exaggerated.It will be appreciated that ought such as layer, film, region or substrate component quilt
Referred to as " " another component "upper" when, the component can be directly on another component, or there may also be middle groups
Part.
In addition, in the description, unless explicitly described as opposite, otherwise word " comprising " will be understood as meaning to wrap
The component is included, but is not excluded for any other component.In addition, in the description, " above " means to be located at target group
Part either above or below, and be not intended to must be positioned on the top based on gravity direction.
Further to illustrate that the application is the technical means and efficacy reaching predetermined goal of the invention and being taken, below in conjunction with
Drawings and the specific embodiments, to a kind of array substrate and its display panel proposed according to the application, specific embodiment, knot
Structure, feature and its effect, detailed description is as follows.
Fig. 1 is exemplary dot structure schematic diagram.Array substrate includes multiple dot structures, each dot structure setting
It intersects the pixel region to be formed in grid line 16 and source electrode line 17, the dot structure includes main pixel region 11 and sub-pixel
Area 12, the grid line 16 are arranged between the main pixel region 11 and the sub-pixel area 12, the first active switch 13 and the
The control terminal of two active switches 14 is separately connected the grid line 16, first active switch 13 and second active switch
14 first end is separately connected the source electrode line 17, main pixel region described in the second end electric property coupling of first active switch 13
11, sub-pixel area 12 described in the second end electric property coupling of second active switch 14, for controlling main pixel region 11 and secondary
The display of pixel region 12.Shared active switch 15 is set on the grid line 16, the control terminal of the shared active switch 15
Connect the grid line 16, main pixel region 11 described in the first end electric property coupling of the shared active switch 15, the shared master
Sub-pixel area 12 described in the second end electric property coupling of dynamic switch 15.
Although however, the shared active switch 15 and by grid line 16 control and open or close, by
To the impedance influences of entity route, the shared active switch 15 can postpone to receive grid signal, therefore can not be with described first
Active switch 13 (or substantially synchronous) synchronous with second active switch 14 opens and closes, and causes 12 voltage tune of sub-pixel area
Save the situation of delay.
Fig. 2 a is the dot structure schematic diagram for showing one embodiment of the application.Fig. 2 b is the partial enlargement signal for showing Fig. 2 a
Figure.In one embodiment of the application, a kind of array substrate, comprising: multiple dot structures, each dot structure are set to grid line
16 intersect the pixel region to be formed with source electrode line 17, and the dot structure includes main pixel region 11 and sub-pixel area 12, institute
It states grid line 16 to be arranged between the main pixel region 11 and the sub-pixel area 12, it is main that the grid line 16 is separately connected first
Switch 13 and the second active switch 14 are moved, main pixel region 11 described in 13 electric property coupling of the first active switch, described second is main
Sub-pixel area 12 described in dynamic 14 electric property coupling of switch, the source electrode line 17 are connected to first active switch 13 and institute
State the second active switch 14；Shared active switch 15 connects the grid line 16 and abuts first active switch 13 and institute
State the second active switch 14；Wherein, first active switch 13, second active switch 14 and the shared active switch
On the 15 setting grid lines 16, and the control terminal of the control terminal of first active switch 13, second active switch 14
With the control terminal of the shared active switch 15, conductive layer belonging to this three is connected.
The application can be used following technical measures and further realize.
In some embodiments, the width of first active switch 13 and the first end of second active switch 14
(a) equal.
In some embodiments, the width (a ') of the second end of first active switch 13 and second active switch
The width (a ") of 14 second end is equal or different.
In some embodiments, the width of first active switch 13 and the first end of second active switch 14
(a) with the width of second end (a ', a ") is optionally equal or Local Phase etc..
In some embodiments, the open and close of the shared active switch 15 are controlled by the grid line 16.
In some embodiments, first active switch 13, second active switch 14 and the shared active are opened
The opportunity for closing 15 open and close is equivalent.
In some embodiments, the control terminal of first active switch 13, the control terminal of second active switch 14,
With the control terminal of the shared active switch 15, conductive layer belonging to this three is grid layer.
In some embodiments, the conductive layer is silicon nitride.
In some embodiments, the conductive layer is silicon compound composition, wherein the element silicon of the silicon compound is non-
Crystal silicon.
In some embodiments, first active switch 13, second active switch 14 and the shared active are opened
The first end for closing 15 is source electrode.
In some embodiments, first active switch 13, second active switch 14 and the shared active are opened
The second end for closing 15 is drain electrode.
In some embodiments, the first end of the shared active switch 15 connects the main pixel region 11, described shared
The second end of active switch 15 connects the sub-pixel area 12, shape between the first end and second end of the shared active switch 15
At the first charge and discharge channel L', between the first end of second active switch 14 and the second end of the shared active switch 15
Form the equal length or phase of the second charge and discharge channel L ", the first charge and discharge channel L' and the second charge and discharge channel L "
It is different.
In some embodiments, the length of the first charge and discharge channel L' is greater than the length of the second charge and discharge channel L "
When spending, the efficiency for charge-discharge of the first charge and discharge channel L' is higher than the efficiency for charge-discharge of the second charge and discharge channel L ".
In some embodiments, the length of the first charge and discharge channel L' is less than the length of the second charge and discharge channel L "
When spending, the efficiency for charge-discharge of the first charge and discharge channel L' is lower than the efficiency for charge-discharge of the second charge and discharge channel L ".
In some embodiments, the equal length of the first charge and discharge channel L' and the second charge and discharge channel L "
When, the first charge and discharge channel L' is equal with the efficiency for charge-discharge of the second charge and discharge channel L ".
In some embodiments, the main pixel region 11 and the electrode in sub-pixel area 12 are transparent conductive electrode.
In some embodiments, the transparent conductive electrode is tin indium oxide (Indium Tin Oxide, ITO).
Such as Fig. 2 a to Fig. 2 b, in one embodiment of the application, a kind of array substrate, comprising: multiple dot structures, each picture
Plain structure setting intersects the pixel region formed in by grid line 16 and source electrode line 17, and the dot structure includes main pixel
Area 11 and sub-pixel area 12, the grid line 16 are arranged between the main pixel region 11 and the sub-pixel area 12, the grid
Polar curve 16 is separately connected the first active switch 13 and the second active switch 14, master described in 13 electric property coupling of the first active switch
Pixel region 11, sub-pixel area 12 described in 14 electric property coupling of the second active switch, the source electrode line 17 are connected to described
First active switch 13 and second active switch 14；Shared active switch 15 connects the grid line 16 and adjacent institute
State the first active switch 13 and second active switch 14；Wherein, first active switch 13, second active switch
14 are arranged on the grid line 16 with the shared active switch 15, and the control terminal of first active switch 13, described the
The control terminal of two active switches 14, with the control terminal of the shared active switch 15, conductive layer belonging to this three is connected；Its
In, the first end of the shared active switch 15 connects the main pixel region 11, the second end of the shared active switch 15
The sub-pixel region 12 is connected, forms the first charge and discharge ditch between the first end and second end of the shared active switch 15
Road forms the second charge and discharge ditch between the first end of second active switch 14 and the second end of the shared active switch 15
Road, the equal length of the first charge and discharge channel and the second charge and discharge channel, the first charge and discharge channel with it is described
The efficiency for charge-discharge of second charge and discharge channel is equal；Wherein, the open and close of the shared active switch 15 are by the grid
Polar curve 16 is controlled, first active switch 13, second active switch 14 and the shared active switch 15, this three master
Dynamic switch on the opportunity closed is identical.
In one embodiment of the application, a kind of display panel (not shown), comprising: previously described any array substrate；
Opposite substrate is oppositely arranged with the array substrate；Liquid crystal layer is set between the array substrate and opposite substrate.
A kind of display device (not shown) in one embodiment of the application, comprising: control module；It is controlled by the control mould
The display panel of block comprising: previously described any array substrate；Opposite substrate is oppositely arranged with the array substrate；Liquid
Crystal layer is set between the array substrate and opposite substrate.
The application can not substantially change the premise of existing production procedure, make shared active switch and control major/minor pixel
The active switch in area is synchronous or substantially synchronizes open and close, the delay for avoiding the voltage in sub-pixel area from adjusting.Secondly, realizing three
A active switch synchronous charging/discharging behavior, relatively can control the voltage difference of major/minor pixel region, effectively adjust major/minor pixel region
Liquid crystal deflection angle, and then lower or avoid the distortion of display picture color and colour cast problem.Third, by adjusting shared master
It is dynamic to switch relevant charge and discharge channel length size, to adjust the voltage difference of main pixel region Yu sub-pixel area, to reach effective
The liquid crystal deflection situation of 3T pixel is controlled, to reduce Display panel screen colour cast.
In some embodiments, the display panel of the application may be, for example, liquid crystal display panel, so without being limited thereto, also may be used
For OLED (Organic Light-Emitting Diode, Organic Light Emitting Diode) display panel, W-OLED (White-
Organic Light-Emitting Diode, white OLED) display panel, QLED (Quantum Dot
Light Emitting Diodes, light emitting diode with quantum dots) display panel, plasma display panel, curved face type display surface
Plate or other types display panel.
" in some embodiments " and " in various embodiments " terms are used repeatedly etc..This term not usually refers to
Identical embodiment；But it may also mean that identical embodiment.The words such as "comprising", " having " and " comprising " are synonyms,
Unless its context meaning shows other meanings.
The above is only the specific embodiment of the application, not makes any form of restriction to the application, though
Right the application is disclosed above with specific embodiment, however is not limited to the application, any technology people for being familiar with this profession
Member, is not departing within the scope of technical scheme, when the technology contents using the disclosure above make a little change or modification
For the equivalent embodiment of equivalent variations, but all contents without departing from technical scheme, the technical spirit according to the application
Any simple modification, equivalent change and modification to the above embodiments, in the range of still falling within technical scheme.
Claims (10)
1. a kind of array substrate characterized by comprising
Multiple dot structures, each dot structure is set to be intersected the pixel region formed by grid line and source electrode line, institute
Stating dot structure includes main pixel region and sub-pixel area, the grid line setting the main pixel region and the sub-pixel area it
Between, the grid line is separately connected the first active switch and the second active switch, described in the first active switch electric property coupling
Main pixel region, sub-pixel area described in the second active switch electric property coupling, it is main that the source electrode line is connected to described first
Dynamic switch and second active switch；
Shared active switch connects the grid line and abuts first active switch and second active switch；
Wherein, first active switch, second active switch and the shared active switch are arranged on the grid line,
And the control terminal of first active switch, the control terminal of second active switch, the control with the shared active switch
It holds, conductive layer belonging to this three is connected.
2. array substrate as described in claim 1, which is characterized in that first active switch, second active switch
It is equal with the width of first end of the shared active switch.
3. array substrate as described in claim 1, which is characterized in that first active switch, second active switch
It is equal with the width of second end of the shared active switch.
4. array substrate as described in claim 1, which is characterized in that the open and close of the shared active switch are by institute
Grid line is stated to be controlled.
5. array substrate as described in claim 1, which is characterized in that first active switch, second active switch
With the shared active switch, the opportunity of the open and close of this three active switch is identical.
6. array substrate as described in claim 1, which is characterized in that first active switch, second active switch
Conductive layer belonging to control terminal with the shared active switch is grid layer.
7. array substrate as claimed in claim 5, which is characterized in that the conductive layer is silicon compound composition, wherein described
The element silicon of silicon compound is amorphous silicon.
8. array substrate as described in claim 1, which is characterized in that the first end of the shared active switch connects the master
The second end of pixel region, the shared active switch connects the sub-pixel region, the first end of the shared active switch
Form the first charge and discharge channel between second end, the of the first end of second active switch and the shared active switch
Form the second charge and discharge channel between two ends, the equal length of the first charge and discharge channel and the second charge and discharge channel or
It is different.
9. a kind of array substrate characterized by comprising
Multiple dot structures, each dot structure is set to be intersected the pixel region formed by grid line and source electrode line, institute
Stating dot structure includes main pixel region and sub-pixel area, the grid line setting the main pixel region and the sub-pixel area it
Between, the grid line is separately connected the first active switch and the second active switch, described in the first active switch electric property coupling
Main pixel region, sub-pixel area described in the second active switch electric property coupling, it is main that the source electrode line is connected to described first
Dynamic switch and second active switch；
Shared active switch connects the grid line and abuts first active switch and second active switch；
Wherein, first active switch, second active switch and the shared active switch are arranged on the grid line,
And the control terminal of first active switch, the control terminal of second active switch, the control with the shared active switch
It holds, conductive layer belonging to this three is connected；
Wherein, the first end of the shared active switch connects the main pixel region, the second end of the shared active switch
The sub-pixel region is connected, forms the first charge and discharge channel, institute between the first end and second end of the shared active switch
It states and forms the second charge and discharge channel between the first end of the second active switch and the second end of the shared active switch, described
The equal length of one charge and discharge channel and the second charge and discharge channel, the first charge and discharge channel and second charge and discharge
The efficiency for charge-discharge of channel is equal；
Wherein, the open and close of the shared active switch are controlled by the grid line, first active switch, institute
The second active switch and the shared active switch are stated, the opportunity of the open and close of this three active switch is identical.
10. a kind of display panel characterized by comprising
Such as the described in any item array substrates of claim 1-9；
Opposite substrate is oppositely arranged with the array substrate；
Liquid crystal layer is set between the array substrate and opposite substrate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811636996.XA CN109634015A (en) | 2018-12-29 | 2018-12-29 | array substrate and display panel thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811636996.XA CN109634015A (en) | 2018-12-29 | 2018-12-29 | array substrate and display panel thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109634015A true CN109634015A (en) | 2019-04-16 |
Family
ID=66054590
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811636996.XA Pending CN109634015A (en) | 2018-12-29 | 2018-12-29 | array substrate and display panel thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109634015A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111025801A (en) * | 2019-12-09 | 2020-04-17 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and display panel |
| WO2020224591A1 (en) * | 2019-05-06 | 2020-11-12 | 惠科股份有限公司 | Array substrate and manufacturing method therefor, and display device |
| CN113382307A (en) * | 2020-03-10 | 2021-09-10 | 海信视像科技股份有限公司 | Display apparatus and display method thereof |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1202635A (en) * | 1997-06-17 | 1998-12-23 | 精工爱普生株式会社 | Electro-optical device substrate, electro-optical device, electronic device, and projection display device |
| CN1667691A (en) * | 2004-03-11 | 2005-09-14 | 日本电气株式会社 | Liquid crystal display device and method of driving same |
| CN1945852A (en) * | 2005-10-06 | 2007-04-11 | 松下电器产业株式会社 | Semiconductor device and method for fabricating the same |
| CN105911776A (en) * | 2015-02-23 | 2016-08-31 | 三星显示有限公司 | Liquid Crystal Display Device |
| CN106328078A (en) * | 2015-07-03 | 2017-01-11 | 三星显示有限公司 | Liquid crystal display |
| CN107065350A (en) * | 2017-04-10 | 2017-08-18 | 深圳市华星光电技术有限公司 | Eight farmland 3T dot structures |
| CN107490912A (en) * | 2017-09-06 | 2017-12-19 | 深圳市华星光电技术有限公司 | A kind of array base palte, display panel and display device |
| CN107991818A (en) * | 2017-12-07 | 2018-05-04 | 深圳市华星光电技术有限公司 | Liquid crystal display panel of thin film transistor and liquid crystal display |
| CN108415200A (en) * | 2018-02-09 | 2018-08-17 | 咸阳彩虹光电科技有限公司 | Low colour cast pixel unit and its design method |
| CN109459899A (en) * | 2018-12-21 | 2019-03-12 | 惠科股份有限公司 | array substrate and display panel thereof |
-
2018
- 2018-12-29 CN CN201811636996.XA patent/CN109634015A/en active Pending
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1202635A (en) * | 1997-06-17 | 1998-12-23 | 精工爱普生株式会社 | Electro-optical device substrate, electro-optical device, electronic device, and projection display device |
| CN1667691A (en) * | 2004-03-11 | 2005-09-14 | 日本电气株式会社 | Liquid crystal display device and method of driving same |
| CN1945852A (en) * | 2005-10-06 | 2007-04-11 | 松下电器产业株式会社 | Semiconductor device and method for fabricating the same |
| CN105911776A (en) * | 2015-02-23 | 2016-08-31 | 三星显示有限公司 | Liquid Crystal Display Device |
| CN106328078A (en) * | 2015-07-03 | 2017-01-11 | 三星显示有限公司 | Liquid crystal display |
| CN107065350A (en) * | 2017-04-10 | 2017-08-18 | 深圳市华星光电技术有限公司 | Eight farmland 3T dot structures |
| CN107490912A (en) * | 2017-09-06 | 2017-12-19 | 深圳市华星光电技术有限公司 | A kind of array base palte, display panel and display device |
| CN107991818A (en) * | 2017-12-07 | 2018-05-04 | 深圳市华星光电技术有限公司 | Liquid crystal display panel of thin film transistor and liquid crystal display |
| CN108415200A (en) * | 2018-02-09 | 2018-08-17 | 咸阳彩虹光电科技有限公司 | Low colour cast pixel unit and its design method |
| CN109459899A (en) * | 2018-12-21 | 2019-03-12 | 惠科股份有限公司 | array substrate and display panel thereof |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020224591A1 (en) * | 2019-05-06 | 2020-11-12 | 惠科股份有限公司 | Array substrate and manufacturing method therefor, and display device |
| CN111025801A (en) * | 2019-12-09 | 2020-04-17 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and display panel |
| WO2021114342A1 (en) * | 2019-12-09 | 2021-06-17 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and display panel |
| US11378849B2 (en) | 2019-12-09 | 2022-07-05 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Array substrate and display panel |
| CN113382307A (en) * | 2020-03-10 | 2021-09-10 | 海信视像科技股份有限公司 | Display apparatus and display method thereof |
| CN113382307B (en) * | 2020-03-10 | 2022-04-22 | 海信视像科技股份有限公司 | Display apparatus and display method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109634015A (en) | array substrate and display panel thereof | |
| US7768597B2 (en) | Liquid crystal display | |
| CN100426114C (en) | Vertical alignment mode liquid crystal display device | |
| CN110174787A (en) | Array substrate, manufacturing method thereof and display device | |
| CN101276087B (en) | Liquid crystal display device | |
| US8895955B2 (en) | Display apparatus using oxide diode | |
| US8692961B2 (en) | Liquid crystal display device | |
| CN109103236A (en) | A kind of organic light emitting display substrate, display device and preparation method thereof | |
| CN101995723A (en) | In-plane switching mode transflective type liquid crystal display device | |
| US10228597B2 (en) | TFT liquid crystal display device | |
| CN107369702A (en) | A kind of OLED display panel and preparation method thereof | |
| CN103700674A (en) | Array substrate, preparation method thereof and display device | |
| US11561443B2 (en) | Pixel structure comprising two red sub-pixels having equal areas, two green sub-pixels having equal areas, and a blue sub-pixel having a greater area than the two green sub-pixels and a smaller area than the two red sub-pixels | |
| CN105093756A (en) | Liquid crystal display pixel structure and manufacturing method thereof | |
| CN109950420A (en) | Array substrate and preparation method thereof, display panel and display device | |
| CN109637455A (en) | A kind of array substrate, its driving method, display panel and display device | |
| CN112038383A (en) | Display panel, preparation method and display device | |
| CN107068718A (en) | WOLED display devices | |
| CN110265484A (en) | Thin film transistor (TFT), array substrate, display device | |
| Wu et al. | 5‐2: Invited Paper: High dynamic range 2117‐ppi LCD for VR displays | |
| WO2022082430A1 (en) | Display panel and display device | |
| CN105204225A (en) | Display panel, producing method of display panel as well as display device | |
| CN208848008U (en) | Substrate and display panel | |
| US11036104B2 (en) | Liquid crystal display | |
| CN110071120A (en) | Display panel and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190416 |