CN109582602A - It is a kind of can automatic modulation energisation mode the design of flash data scrambler - Google Patents

It is a kind of can automatic modulation energisation mode the design of flash data scrambler Download PDF

Info

Publication number
CN109582602A
CN109582602A CN201811499854.3A CN201811499854A CN109582602A CN 109582602 A CN109582602 A CN 109582602A CN 201811499854 A CN201811499854 A CN 201811499854A CN 109582602 A CN109582602 A CN 109582602A
Authority
CN
China
Prior art keywords
excitation
register
selecting module
initial value
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN201811499854.3A
Other languages
Chinese (zh)
Inventor
吴恒毅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Hua Cun Electronic Technology Co Ltd
Original Assignee
Jiangsu Hua Cun Electronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Hua Cun Electronic Technology Co Ltd filed Critical Jiangsu Hua Cun Electronic Technology Co Ltd
Priority to CN201811499854.3A priority Critical patent/CN109582602A/en
Priority to PCT/CN2019/078466 priority patent/WO2020118947A1/en
Publication of CN109582602A publication Critical patent/CN109582602A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation
    • G06F12/1009Address translation using page tables, e.g. page table structures
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/54Arrangements for designing test circuits, e.g. design for test [DFT] tools

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)

Abstract

The invention discloses it is a kind of can automatic modulation energisation mode the design of flash data scrambler, the scrambler has an excitation generator, it generates 32 outputs, 32 outputs with tandom number generator initial value selecting module carry out xor operation, as a result as the initialization value of register, the present invention passes through one excitation generator of addition, and can be by the random number sequence period expansion of scrambler tandom number generator to before 8 times, and such scrambler can be applied in the storage system of larger capacity.

Description

It is a kind of can automatic modulation energisation mode the design of flash data scrambler
Technical field
The present invention relates to flash data scrambler technical field, specially it is a kind of can automatic modulation energisation mode flash memory number It is designed according to scrambler.
Background technique
Within the storage system, the target scrambled to input data is to reduce local energy in storage chip and concentrate And resulting adverse effect.The pseudo-random number sequence and input data usually generated by tandom number generator carries out exclusive or fortune It calculates, the result of operation is the data saved.
Fig. 2 describes the circuit diagram of data scrambler common in flash chip, wherein 14 exclusive or (XOR) doors 100 arrive 113 and for providing the slave r of random number0To r311 32 bit register be referred to as tandom number generator.The tandom number generator It is referred to as scrambler with XOR gate 114 to 121.
From r in Fig. 20To r31The execution of 32 bit registers and clock signal synchronization move to left for scrambling, this does not exist It is shown in Fig. 2.The random number generation period of tandom number generator is 4KB(kilobytes), and the frame with 4KB size (frame) data match, and a certain number of frames form page (page).Pass through the 8 of 114 to 121 pairs of tandom number generators of XOR gate A output bit0 to bit7 and 1 byte input data D0 to D7 carries out exclusive or, and resulting result is used as scrambling result.
It is random in order to use adjacent frame data since random number is generated for a frame in modulated process Number sequence shows difference, introduce random number initial value selecting module shown in Fig. 3, its address page by input, frame One 0 to 66 value is calculated in location and other signals, searches the table of initialization of register value, opens in each frame data When the scrambling that begins, to the initialization of register in tandom number generator, is generated and be different from used in other frame data scrambling with this Random number sequence.
However, when needing to scrambling greater than the data of 67 page, the tandom number generator of front and the production is utilized The scrambler of raw device cannot correctly make a response.
Summary of the invention
The purpose of the present invention is to provide it is a kind of can automatic modulation energisation mode the design of flash data scrambler, to solve The problems mentioned above in the background art.
To achieve the above object, the invention provides the following technical scheme: it is a kind of can automatic modulation energisation mode flash memory number It is designed according to scrambler, including initial-value table single module, register group, excitation value form module, register initial value selecting module, Page address unit, frame address unit, hard disk function signal generator, W/E signal-count unit, institute are equipped in the register group State initial-value table single module, page address unit, frame address unit, hard disk function signal generator, W/E signal-count unit difference Connect register initial value selecting module, the register initial value selecting module connection excitation selecting module, the excitation value Form module connection excitation selecting module.
Preferably, it is a kind of can automatic modulation energisation mode flash data scrambler design method the following steps are included:
A, register initial value selecting module passes through the page address unit of storing data, and frame address unit and other signals calculate simultaneously Initial value list is searched with this, obtains 32 initial value outputs;
B, excitation selecting module is calculated by the page address of storing data and searches excitation value list with this, obtains 32 excitation values Output;
C, 32 obtained after 32 output signal exclusive or of two above are as a result, transmit the register r of tandom number generator module0 To r31
Compared with prior art, the beneficial effects of the present invention are: the scrambler has an excitation generator, its generation 32 is defeated Out, xor operation is carried out with 32 outputs of tandom number generator initial value selecting module, as a result as the initialization of register Value, the present invention can be expanded the random number sequence period of scrambler tandom number generator by one excitation generator of addition To 8 times before, such scrambler be can be applied in the storage system of larger capacity for exhibition.
Detailed description of the invention
Fig. 1 is present system schematic diagram;
Fig. 2 is the circuit diagram of data scrambler common in flash chip;
Fig. 3 is random number initial value selecting module block diagram.
Specific embodiment
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete Site preparation description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other Embodiment shall fall within the protection scope of the present invention.
Referring to Fig. 1, the present invention provides a kind of technical solution: it is a kind of can automatic modulation energisation mode flash data scrambling Device design, including initial-value table single module 1, register group 2, excitation value form module 3, register initial value selecting module 4, institute It states and is equipped with page address unit 5, frame address unit 6, hard disk function signal generator 7, W/E signal-count unit in register group 2 8, the initial-value table single module 1, page address unit 5, frame address unit 6, hard disk function signal generator 7, W/E signal-count Unit 8 is separately connected register initial value selecting module 4, the connection of the register initial value selecting module 4 excitation selecting module 3, the connection of the excitation value form module 3 excitation selecting module 9.
It is a kind of can automatic modulation energisation mode flash data scrambler design method, comprising the following steps:
A, register initial value selecting module passes through the page address unit of storing data, and frame address unit and other signals calculate simultaneously Initial value list is searched with this, obtains 32 initial value outputs;
B, excitation selecting module calculates by the page address of storing data and searches with this excitation value list of following table, obtains 32 Excitation value output;
C, 32 obtained after 32 output signal exclusive or of two above are as a result, transmit the register r of tandom number generator module0 To r31, by doing so, tandom number generator has bigger random one number time, the storage in more high storage capacity can be applied In system.

Claims (2)

1. one kind can automatic modulation energisation mode the design of flash data scrambler, it is characterised in that: including initial-value table single mode Block (1), register group (2), excitation value form module (3), register initial value selecting module (4), the register group (2) are interior It is described equipped with page address unit (5), frame address unit (6), hard disk function signal generator (7), W/E signal-count unit (8) Initial-value table single module (1), page address unit (5), frame address unit (6), hard disk function signal generator (7), W/E signal meter Counting unit (8) is separately connected register initial value selecting module (4), register initial value selecting module (4) the connection excitation Selecting module (3), excitation value form module (3) connection excitation selecting module (9).
2. realize one kind described in claim 1 can automatic modulation energisation mode flash data scrambler design method, it is special Sign is: the following steps are included:
A, register initial value selecting module passes through the page address unit of storing data, and frame address unit and other signals calculate simultaneously Initial value list is searched with this, obtains 32 initial value outputs;
B, excitation selecting module is calculated by the page address of storing data and searches excitation value list with this, obtains 32 excitation values Output;
C, 32 obtained after 32 output signal exclusive or of two above are as a result, transmit the register r of tandom number generator module0 To r31
CN201811499854.3A 2018-12-09 2018-12-09 It is a kind of can automatic modulation energisation mode the design of flash data scrambler Withdrawn CN109582602A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201811499854.3A CN109582602A (en) 2018-12-09 2018-12-09 It is a kind of can automatic modulation energisation mode the design of flash data scrambler
PCT/CN2019/078466 WO2020118947A1 (en) 2018-12-09 2019-03-18 Flash memory data scrambler design capable of automatically modulating excitation mode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811499854.3A CN109582602A (en) 2018-12-09 2018-12-09 It is a kind of can automatic modulation energisation mode the design of flash data scrambler

Publications (1)

Publication Number Publication Date
CN109582602A true CN109582602A (en) 2019-04-05

Family

ID=65927950

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811499854.3A Withdrawn CN109582602A (en) 2018-12-09 2018-12-09 It is a kind of can automatic modulation energisation mode the design of flash data scrambler

Country Status (2)

Country Link
CN (1) CN109582602A (en)
WO (1) WO2020118947A1 (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102208210B (en) * 2010-03-31 2016-04-27 深圳市朗科科技股份有限公司 Flash memory device and date storage method thereof
US8984373B2 (en) * 2012-02-22 2015-03-17 Silicon Motion, Inc. Method for accessing flash memory and associated flash memory controller
US20150199282A1 (en) * 2014-01-16 2015-07-16 Storart Technology Co., Ltd. Scramble random seed prediction method with storage device built-in data copy back procedure
CN105761753A (en) * 2016-02-02 2016-07-13 清华大学 Data scrambler/descrambler, memory device and scrambling/descrambling method
CN108255464B (en) * 2016-12-28 2021-09-28 北京忆恒创源科技股份有限公司 Data scrambling method, descrambling method and device thereof

Also Published As

Publication number Publication date
WO2020118947A1 (en) 2020-06-18

Similar Documents

Publication Publication Date Title
KR102125449B1 (en) Semiconductor device and semiconductor system for conducting trainning method
JP5657242B2 (en) Semiconductor device and memory system
CN106021163A (en) Method and Apparatus for Scrambling a High Speed Data Transmission
US10866919B2 (en) Advanced peripheral bus based serial peripheral interface communication device
CN108959155B (en) Address extension circuit and I2C communication interface chip
US20190362107A1 (en) Advanced peripheral bus based inter-integrated circuit communication device
Sukhanya et al. Functional verification environment for I2C master controller using system verilog
Saha et al. Design and implementation of SPI bus protocol with Built-in-self-test capability over FPGA
CN104182203B (en) The production method and device of true random number
US10423565B2 (en) Data transmission systems having a plurality of transmission lanes and methods of testing transmission data in the data transmission systems
US9497020B1 (en) Initializing a descrambler
CN109582602A (en) It is a kind of can automatic modulation energisation mode the design of flash data scrambler
CN109213718A (en) A kind of I2C communication device and I2C communication equipment
CN103812472A (en) Trigger resistant to single event transient effect
CN109101448B (en) Address extension circuit and I2C communication interface chip with same
US20090323930A1 (en) High-efficient encryption and decryption processing method for implementing sms4 algorithm
US9391769B2 (en) Serial transmission having a low level EMI
US20070071445A1 (en) Method, apparatus and system for N-dimensional sparse memory using serial optical memory
US9548857B2 (en) Initializing a descrambler
KR101218364B1 (en) data receiving device
US6556645B2 (en) Multi-bit counter
CN114650138A (en) I2C communication method, system, equipment and medium
RU82888U1 (en) FIRMWARE AUTOMATIC MACHINE
Saha et al. Design and implementation of a BIST embedded inter-integrated circuit bus protocol over FPGA
CN109670343A (en) Random number generating system and its random-number generating method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WW01 Invention patent application withdrawn after publication

Application publication date: 20190405

WW01 Invention patent application withdrawn after publication