CN109542450B - Method and device for realizing intelligent component of process layer of intelligent substation - Google Patents

Method and device for realizing intelligent component of process layer of intelligent substation Download PDF

Info

Publication number
CN109542450B
CN109542450B CN201811325288.4A CN201811325288A CN109542450B CN 109542450 B CN109542450 B CN 109542450B CN 201811325288 A CN201811325288 A CN 201811325288A CN 109542450 B CN109542450 B CN 109542450B
Authority
CN
China
Prior art keywords
intelligent
lua
file
function
configinfo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201811325288.4A
Other languages
Chinese (zh)
Other versions
CN109542450A (en
Inventor
刘磊
张锋
孔圣立
杜兴伟
吴春红
刘超
宋闯
李琼林
党一奇
段文岩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Corp of China SGCC
State Grid Henan Electric Power Co Ltd
Electric Power Research Institute of State Grid Henan Electric Power Co Ltd
Original Assignee
State Grid Corp of China SGCC
State Grid Henan Electric Power Co Ltd
Electric Power Research Institute of State Grid Henan Electric Power Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by State Grid Corp of China SGCC, State Grid Henan Electric Power Co Ltd, Electric Power Research Institute of State Grid Henan Electric Power Co Ltd filed Critical State Grid Corp of China SGCC
Priority to CN201811325288.4A priority Critical patent/CN109542450B/en
Publication of CN109542450A publication Critical patent/CN109542450A/en
Application granted granted Critical
Publication of CN109542450B publication Critical patent/CN109542450B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00Arrangements for software engineering
    • G06F8/40Transformation of program code
    • G06F8/41Compilation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00Arrangements for software engineering
    • G06F8/30Creation or generation of source code
    • G06F8/37Compiler construction; Parser generation

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Stored Programmes (AREA)

Abstract

The invention discloses a method and a device for realizing intelligent components at a process level of an intelligent substation, wherein a multitask system architecture is established according to the functional requirements and the working process of the intelligent components at the process level; decomposing and abstracting various intelligent assembly function modules, and defining a shared data structure and a function calling interface; and compiling and connecting a source code comprising an intelligent component complete module and a workflow and a target system library generated by a Lua source code or the Lua source code to generate an executable file, and matching with a configinfo. According to the invention, the CID file and the device function configuration information required by the operation of the intelligent component are integrated into one file by the Lua technology, so that the process layer intelligent components with different types of functions are realized, the product applicability is enhanced, the development cost is reduced, and the management and the operation maintenance are convenient.

Description

Method and device for realizing intelligent component of process layer of intelligent substation
Technical Field
The invention relates to the technical field of intelligent substations, in particular to a method and a device for realizing an intelligent assembly of an intelligent substation process layer.
Background
The process layer is the main characteristic that the intelligent substation is different from a conventional substation, and compared with the traditional substation, the process layer of the intelligent substation can effectively overcome the defects that signals are easy to interfere, high voltage and low voltage cannot be effectively isolated, data cannot be shared and the like. The process layer is composed of primary equipment and an intelligent assembly, wherein the intelligent assembly mainly comprises a merging unit and an intelligent terminal and is used for completing related functions of electric energy measurement, control, state monitoring and the like of the transformer substation. Specifically, functional requirements are decomposed, the functional requirements are converted into equipment development requirements, namely, data receiving or collecting is completed, port configuration, SV and GOOSE data sets, a process layer networking mode (point-to-point/network) and the like are obtained through analysis according to a substation configuration description file SCL, encoding is carried out according to the protocol standards conforming to IEC61850-9-1/2 and GOOSE, substation real-time electrical quantity data (including equipment self-diagnosis operation alarm information and the like) are sent through an optical fiber Ethernet, and auxiliary requirements, sampling data interpolation synchronization, synchronous time keeping and device interface display are carried out.
The current process layer intelligent assembly comprises three types of merging units, intelligent terminals and intelligent integration. The implementation method is summarized as that according to the function classification, a single function executable file is developed, and the matching file comprises a CID file and a manufacturer fixed value (or a mapping file) which are exported by an IED configuration tool, and even a software and hardware configuration file of an individual manufacturer. Through analysis, the conventional implementation methods have the advantages that the functions are fixed and single, the function implementation depends on more files, the management and the operation maintenance are inconvenient, and the operation error probability is increased.
Disclosure of Invention
In order to overcome the defects of the prior art, the invention aims to provide a method and a device for realizing an intelligent assembly at a process level of an intelligent substation, and aims to solve the problems that the method for realizing the intelligent assembly at the process level in the prior art is fixed and single in function, more in dependent files for realizing the function, inconvenient to manage, operate and maintain and capable of increasing the error probability of operation.
The purpose of the invention is realized by adopting the following technical scheme:
a method for realizing intelligent components of an intelligent substation process layer comprises the following steps:
the establishing step comprises:
establishing a multi-task system architecture according to the functional requirements and the working process of the process layer intelligent assembly;
and (3) analyzing:
analyzing a CID file exported by the IED tool, and generating a configinfo.
The configlnfo.
A defining step:
decomposing and abstracting each functional module of the intelligent assembly by using a configlnfo. The functional modules correspond to the workflow one by one;
compiling:
decomposing the multitask and workflow requirements of the intelligent assembly, creating an interrupt service program, and distributing task priorities;
compiling and connecting source codes containing all functional modules and workflows thereof and Lua source codes to generate executable files; alternatively, the first and second electrodes may be,
compiling and connecting source codes comprising all functional modules and workflows thereof and a target system library generated by Lua source codes to generate executable files;
the executable file is used for matching with a configinfo.
On the basis of the foregoing embodiment, preferably, the defining step specifically includes:
compiling Lua source codes according to the running environment;
generating a Lua compiler and a Lua translator in a library file form, linking the Lua compiler and the Lua translator into a target program, and analyzing and executing a configinfo. Or directly adding the Lua source code into the project engineering file to generate a target executable file, and executing a configinfo.
According to the hardware configuration information of the intelligent assembly, acquiring various function definitions, port configurations and a working process of the intelligent assembly, decomposing and abstracting various function modules of the intelligent assembly, and defining a shared data structure and Lua and C interaction interfaces of each function module;
defining a function in a configinfo. The function is used for realizing various functions of the intelligent assembly.
On the basis of the foregoing embodiment, before parsing and executing the configlnfo. Lua script file by using the Lua interpreter in the target program, the method further includes:
and (4) carrying out lexical and syntactic check on the configlnfo. Lua script file by using a Lua compiler in the target program, and carrying out alarm prompt if the file is lost, damaged or has errors.
On the basis of any of the above embodiments, preferably, the defining step further includes:
and reasonably distributing the hardware space of each functional module by combining the hardware characteristics of the intelligent assembly.
Or, preferably, the defining step further includes:
if the definition of each function module of the intelligent component is different from that of a certain function, the function is further defined in a configinfo.
Or, preferably, the functions of the intelligent component include one or more of initialization, data reading, synchronous interpolation, SV/GOOSE codec, ethernet data transmission and synchronous timekeeping.
The utility model provides an intelligent substation process level intelligence subassembly realization device, includes:
an establishment module to:
establishing a multi-task system architecture according to the functional requirements and the working process of the process layer intelligent assembly;
an analysis module to:
analyzing a CID file exported by the IED tool, and generating a configinfo.
The configlnfo.
A definition module to:
decomposing and abstracting each functional module of the intelligent assembly by using a configlnfo. The functional modules correspond to the workflow one by one;
a compiling module to:
decomposing the multitask and workflow requirements of the intelligent assembly, creating an interrupt service program, and distributing task priorities;
compiling and connecting source codes containing all functional modules and workflows thereof and Lua source codes to generate executable files; alternatively, the first and second electrodes may be,
compiling and connecting source codes comprising all functional modules and workflows thereof and a target system library generated by Lua source codes to generate executable files;
the executable file is used for matching with a configinfo.
On the basis of the foregoing embodiment, preferably, the defining module is configured to:
compiling Lua source codes according to the running environment;
generating a Lua compiler and a Lua translator in a library file form, linking the Lua compiler and the Lua translator into a target program, and analyzing and executing a configinfo. Or directly adding the Lua source code into the project engineering file to generate a target executable file, and executing a configinfo.
According to the hardware configuration information of the intelligent assembly, acquiring various function definitions, port configurations and a working process of the intelligent assembly, decomposing and abstracting various function modules of the intelligent assembly, and defining a shared data structure and Lua and C interaction interfaces of each function module;
defining a function in a configinfo. The function is used for realizing various functions of the intelligent assembly.
On the basis of the foregoing embodiment, preferably, the defining module is further configured to:
and (4) carrying out lexical and syntactic check on the configlnfo. Lua script file by using a Lua compiler in the target program, and carrying out alarm prompt if the file is lost, damaged or has errors.
On the basis of any of the above embodiments, preferably, the functions of the intelligent component include one or more of initialization, data reading, synchronous interpolation, SV/GOOSE codec, ethernet data transmission, and synchronous timekeeping.
Compared with the prior art, the invention has the beneficial effects that:
the invention discloses a method and a device for realizing intelligent components at a process level of an intelligent substation, wherein a multitask system architecture is established according to the functional requirements and the working process of the intelligent components at the process level; decomposing and abstracting various intelligent assembly function modules, and defining a shared data structure and a function calling interface; and compiling and connecting a source code comprising an intelligent component complete module and a workflow and a target system library generated by a Lua source code or the Lua source code to generate an executable file, and matching with a configinfo. According to the invention, the CID file and the device function configuration information required by the operation of the intelligent component are integrated into one file by the Lua technology, so that the process layer intelligent components with different types of functions are realized, the product applicability is enhanced, the development cost is reduced, and the management and the operation maintenance are convenient.
The invention has the following advantages:
1. the functions of intelligent components of different process layers can be realized by changing the configlnfo. Lua script file not only contains the CID information of the running configuration parameters of the conventional intelligent component, but also contains the functional functions of the intelligent component. And under the condition that the hardware configuration meets the functional requirements, the executable file explains and executes the configinfo. The technology is particularly suitable for intelligent substation process level intelligent component testing equipment, and different types of simulation target intelligent component functions can be realized by selectively adding corresponding intelligent component type functional functions on the basis of exporting simulation target CID files.
2. Easy to manage and maintain. By means of DSP and FPGA online programming technology, the whole function implementation only depends on two files, one is a general executable file, namely, the files are the same no matter what type of intelligent component is to be implemented, and the problem of error matching with a configinfo. Lua script file, which is a variant of a CID file compared to a conventional intelligent component, is an indispensable file for the intelligent component to run.
3. The method is suitable for various target systems. Because of the Lua type C, the Lua source code can be compiled and linked in various operating systems to generate a target library, and can also be directly added into project engineering in a source code form to be compiled to generate a target executable file.
4. Easy to expand and upgrade. The method is based on modular design, the coupling degree of projects is reduced, each function corresponds to an abstract model (a data structure and a function), if the functions need to be expanded, the corresponding abstract model is firstly established, then the data types, the interaction and the organization forms in the models are decomposed, and finally the corresponding functional subfunctions are compiled. The invention is beneficial to the development efficiency and later maintenance of projects, so that the subsequent function expansion and upgrading are substantially the increase and optimization of the types and the number of modules, and the establishment of an abstract model of a new functional module can be easily realized.
Drawings
The invention is further illustrated with reference to the following figures and examples.
Fig. 1 is a schematic flowchart illustrating a method for implementing an intelligent component at a process level of an intelligent substation according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram illustrating an intelligent component implementation device at a process level of an intelligent substation according to an embodiment of the present invention;
fig. 3 shows a hardware structure diagram of an intelligent substation process level intelligent component implementation apparatus according to an embodiment of the present invention.
Detailed Description
The present invention will be further described with reference to the accompanying drawings and the detailed description, and it should be noted that any combination of the embodiments or technical features described below can be used to form a new embodiment without conflict.
Detailed description of the preferred embodiment
As shown in fig. 1, an embodiment of the present invention provides a method for implementing an intelligent component at a process level of an intelligent substation, including the following steps.
A setup step S101:
and establishing a multi-task system architecture according to the functional requirements and the working process of the process layer intelligent assembly.
Analysis step S102:
analyzing a CID file exported by the IED tool, and generating a configinfo. The configlnfo.
Specifically, a CID file derived by an IED configuration tool can be analyzed in a DOM mode, the whole CID file of a target intelligent assembly is read into a memory to generate an image of a tree structure, and nodes with parent-child relationships are generated; then, establishing information template classes of each element according to the schema file, and then establishing one-to-one correspondence between each node on the DOM tree and the corresponding template class; obtaining information such as SV, GOOSE number, destination MAC address, data set, mapping relation and the like issued by the intelligent assembly of the process layer according to keywords such as communication, dataset, input and the like to obtain functional function definitions of each item of the intelligent assembly; assigning the extracted information to a predefined variable and Table, generating and storing a configinfo.
The intelligent components can be in various types, and the intelligent components in the same type are different due to different working modes and different functional requirements. For example, the merging unit has input terminals connected in current-voltage analog quantity mode and collector digital quantity mode, and output terminals connected in Ethernet and FT3 mode, and the output terminals have different numbers. In order to implement different types of intelligent components, corresponding adjustments in the implementation of the program must be made. If different functions are realized in the executable file, enumeration is required according to different values of variables, so that on one hand, code space is increased, program code reading is not utilized, and on the other hand, inconvenience is brought to program upgrading and maintenance.
A defining step S103:
decomposing and abstracting each functional module of the intelligent assembly by using a configlnfo. The functional modules correspond to the workflow one by one; for intelligent components of different types or intelligent components of the same type with different functions, the intelligent components can be decomposed and abstracted into a combination of a plurality of functional modules, and a shared data structure and a function calling interface are defined for each functional module. Preferably, the defining step S103 may further include: if the definition of each function module of the intelligent component is different from that of a certain function, the function is further defined in a configinfo. This has the advantage that, for the case that the same function is used for each function module of the intelligent component, and the definition of the same function is different, it may be adopted to further define the function in the configinfo. Meanwhile, data structures such as readdata, writedata and the like are defined in the executable file, and data sharing and function mutual calling are realized by utilizing the Lua and C interaction technology, so that the condition that every function is ambiguous cannot be ensured to be defined, and ambiguity is avoided.
Compiling step S104:
decomposing the multitask and workflow requirements of the intelligent assembly, creating an interrupt service program, and distributing task priorities;
compiling and connecting source codes containing all functional modules and workflows thereof and Lua source codes to generate executable files; alternatively, the first and second electrodes may be,
compiling and connecting source codes comprising all functional modules and workflows thereof and a target system library generated by Lua source codes to generate executable files;
the executable file is used for matching with a configinfo.
Firstly, establishing a multi-task system architecture according to the functional requirements and the working process of the process layer intelligent assembly; decomposing and abstracting various intelligent assembly function modules, and defining a shared data structure and a function calling interface; and compiling and connecting a source code comprising an intelligent component complete module and a workflow and a target system library generated by a Lua source code or the Lua source code to generate an executable file, and matching with a configinfo. According to the embodiment of the invention, the CID file and the device function configuration information required by the operation of the intelligent component are integrated into one file through the Lua technology, so that the process layer intelligent components with different types of functions are realized, the product applicability is enhanced, the development cost is reduced, and the management and the operation maintenance are convenient.
Preferably, the defining step S103 may specifically be:
compiling Lua source codes according to the running environment; in the embodiment of the invention, the operating environment can be vxworks and/or Linux.
Generating a Lua compiler and a Lua translator in a library file form, linking the Lua compiler and the Lua translator into a target program, and analyzing and executing a configinfo. Or directly adding the Lua source code into the project engineering file to generate a target executable file, and executing a configinfo.
According to the hardware configuration information of the intelligent assembly, acquiring various function definitions, port configurations and a working process of the intelligent assembly, decomposing and abstracting various function modules of the intelligent assembly, and defining a shared data structure and Lua and C interaction interfaces of each function module;
defining a function in a configinfo. The function is used for realizing various functions of the intelligent assembly.
Preferably, before parsing and executing the configlnfo. And (4) carrying out lexical and syntactic check on the configlnfo. Lua script file by using a Lua compiler in the target program, and carrying out alarm prompt if the file is lost, damaged or has errors. The method has the advantages that the situations that the lexical method and the grammar in the configinfo. Preferably, after the device is powered on, a Lua compiler in the object program is used for lexical and syntactic checking.
Preferably, the defining step S103 may further include: and reasonably distributing the hardware space of each functional module by combining the hardware characteristics of the intelligent assembly. The advantage of doing so is that the occupied space can be rationally distributed according to the hardware characteristics of the intelligent components. For example, in the embodiment of the present invention, a hardware architecture may adopt an ARM + DSP + FPGA combination, where the ARM completes interface display, external communication, and compiling, interpreting, and executing of a configinfo.
The embodiment of the present invention does not limit each function of the intelligent component, and preferably, each function of the intelligent component includes one or more of initialization, data reading, synchronous interpolation, SV/GOOSE encoding and decoding, ethernet data transmission, and synchronous time keeping. The executable file is used for matching with a configinfo. The power-on initialization mainly completes hardware initialization, configinfo. The interrupt service program mainly completes clock synchronization, real-time data reading (receiving real-time sampling data) writing (sending data updating); the interrupt-level task mainly completes data filtering, interpolation synchronization and coding and decoding of SV, GOOSE and FT3 data; the general task is mainly to complete human-computer interaction and external communication.
In addition to completing conventional hardware initialization, power-on initialization involves three key techniques.
Lua script file is compiled and interpreted. To achieve this goal, the lua source code may be added at the time of creating the executable project file, or the lua library (including the compiler and interpreter) of the target runtime environment may be added at the time of linking;
secondly, FPGA online programming. Firstly, setting an FPGA to be in an online programming working mode through a hardware selection line; compiling the FPGA target working program into a c file, such as fpagcode.c, and adding the c file into an executable file engineering file; thirdly, allocating an FPGA online programming IO port line and a configuration address in an FPGA configuration code corresponding to the executable file, downloading fpgacode.c to the FPGA by the executable code during power-on execution, detecting the downloading state in real time during the downloading process, giving an alarm if an error occurs, and resetting the FPGA after the downloading is finished so as to enable the FPGA to be switched to a working state;
and thirdly, DSP online programming. Firstly, the DSP writes a target working program according to function distribution, and generates a binary file after compiling and linking; and secondly, preparing a DSP online programming program (equivalent to a bootloader) as a program which is firstly run when being electrified. After power-on, serial port data is monitored, an upgrade waiting state is entered, the communication finishes the receiving and storing of the target program, and after the programming is successful, the main program is entered for running.
The interrupt service program mainly completes clock synchronization and real-time data reading and writing. The clock synchronization, the time keeping, the A/D data sampling and the receiving and sending of various protocol data can be completed by the FPGA, the precise time sequence control capability and the abundant characteristics of the peripheral programmable IO interface are fully utilized, and an RAM ping-pong mechanism is adopted for realizing the read-write switching of the data area. The FPGA writes various received real-time data into a pre-allocated storage space, the DSP reads the real-time data in a data bus mode and transfers the real-time data to the rear-end interrupt task for processing, the ARM writes the coded real-time data to be sent into the FPGA through the bus in advance according to the storage space allocated by the hardware port, and the coded real-time data is sent out according to the time sequence requirement after being read by the FPGA.
The interrupt-level task mainly completes data filtering, interpolation synchronization, and coding and decoding of SV, GOOSE and FT3 data, and is completed by utilizing the strong capability of DSP for processing various data. For a merging unit accessed by analog quantity, synchronous sampling of current and voltage electric quantity is completed through an A/D synchronous trigger conversion technology, and the DSP performs digital filtering processing on the read real-time sampling data and converts corresponding digital quantity according to SV target protocol and inspection precision requirements. For a digital access merging unit, whether the merging unit is collector or Ethernet data, a DSP (digital signal processor) needs to perform protocol decoding to obtain original real-time data, and for a current and voltage sampling value, further interpolation synchronous secondary resampling is needed. And the ARM carries out SV and GOOSE coding according to target protocol information obtained by analyzing the configinfo.
The general task is mainly to complete human-computer interaction and external communication. The man-machine interaction is not different from the man-machine interaction of a general device except that whether the liquid crystal module drive is started or not is determined according to configinfo.
The embodiment of the invention is based on modular design, each function corresponds to an abstract model (a data structure and a function), and when the functions are expanded, the corresponding abstract model is firstly established, the data types, the interaction and the organization forms in the models are then decomposed, and finally the corresponding functional subfunctions are compiled. Therefore, the subsequent function expansion and upgrading are essentially the increase and optimization of the number of modules, and the establishment of an abstract model of a new functional module can be easily realized.
In the first embodiment, an implementation method of an intelligent substation process level intelligent component is provided, and correspondingly, an implementation device of the intelligent substation process level intelligent component is also provided. Since the apparatus embodiments are substantially similar to the method embodiments, they are described in a relatively simple manner, and reference may be made to some of the descriptions of the method embodiments for relevant points. The device embodiments described below are merely illustrative.
Detailed description of the invention
As shown in fig. 2, an embodiment of the present invention provides an intelligent component implementation apparatus for a process layer of an intelligent substation, including the following modules connected in sequence:
a building module 201 configured to:
establishing a multi-task system architecture according to the functional requirements and the working process of the process layer intelligent assembly;
a parsing module 202 configured to:
analyzing a CID file exported by the IED tool, and generating a configinfo.
The configlnfo.
A definition module 203 for:
decomposing and abstracting each functional module of the intelligent assembly by using a configlnfo. The functional modules correspond to the workflow one by one;
a compiling module 204 configured to:
decomposing the multitask and workflow requirements of the intelligent assembly, creating an interrupt service program, and distributing task priorities;
compiling and connecting source codes containing all functional modules and workflows thereof and Lua source codes to generate executable files; alternatively, the first and second electrodes may be,
compiling and connecting source codes comprising all functional modules and workflows thereof and a target system library generated by Lua source codes to generate executable files;
the executable file is used for matching with a configinfo.
Firstly, establishing a multi-task system architecture according to the functional requirements and the working process of the process layer intelligent assembly; decomposing and abstracting various intelligent assembly function modules, and defining a shared data structure and a function calling interface; and compiling and connecting a source code comprising an intelligent component complete module and a workflow and a target system library generated by a Lua source code or the Lua source code to generate an executable file, and matching with a configinfo. According to the embodiment of the invention, the CID file and the device function configuration information required by the operation of the intelligent component are integrated into one file through the Lua technology, so that the process layer intelligent components with different types of functions are realized, the product applicability is enhanced, the development cost is reduced, and the management and the operation maintenance are convenient.
Preferably, the defining module 203 may be configured to:
compiling Lua source codes according to the running environment;
generating a Lua compiler and a Lua translator in a library file form, linking the Lua compiler and the Lua translator into a target program, and analyzing and executing a configinfo. Or directly adding the Lua source code into the project engineering file to generate a target executable file, and executing a configinfo.
According to the hardware configuration information of the intelligent assembly, acquiring various function definitions, port configurations and a working process of the intelligent assembly, decomposing and abstracting various function modules of the intelligent assembly, and defining a shared data structure and Lua and C interaction interfaces of each function module;
defining a function in a configinfo. The function is used for realizing various functions of the intelligent assembly.
Preferably, the defining module 203 is further configured to:
and (4) carrying out lexical and syntactic check on the configlnfo. Lua script file by using a Lua compiler in the target program, and carrying out alarm prompt if the file is lost, damaged or has errors.
Preferably, the functions of the intelligent component may include one or more of initialization, data reading, synchronous interpolation, SV/GOOSE codec, ethernet data transmission, and synchronous timekeeping.
As shown in fig. 3, the hardware architecture of the embodiment of the present invention may adopt a combination of ARM + DSP + FPGA. The ARM, the DSP and the FPGA respectively realize part or all functions of the establishing module 201, the analyzing module 202, the defining module 203 and the compiling module 204.
The ARM can adopt MCIMX6U7CVM08AC, and the four-core design of the ARM has strong processing capacity and high integration level, so that the composition overhead of the system is reduced, the design of a circuit board is simplified, and the power consumption is reduced. Lua script file compiling, explaining and executing, DSP and FPGA online programming, man-machine interaction and external communication are mainly completed.
The DSP may adopt Texas Instruments (TI) TMS320C6416, and mainly completes data processing (such as data filtering, interpolation synchronization, synchronous time keeping, SV, GOOSE codec) by utilizing various powerful and complex data processing capabilities of the DSP.
The FPGA can adopt Xilinx Spartan3 series products XC3S1500, and comprises 150 ten thousand system gates, 32 special multipliers and 4 digital clock management modules, and has rich logic resources and high running speed. The FPGA completes MAC sublayer design of the Ethernet, interface design of the MAC sublayer and an Ethernet controller, Ethernet data receiving and sending, A/D data acquisition, and high-speed serial data receiving and sending and switching value receiving at the same time by using accurate time sequence control capability.
The external clock crystal oscillator can adopt an ultra-low power consumption DOCXO3627C, which is connected to the FPGA and generates new different clock frequencies to be provided for the ARM and the DSP, thereby ensuring the consistency of the clock of the whole system. The A/D acquisition chip adopts an AD company 18-bit AD7690 chip, and the chip has 1.5LSB INL and 400kSPS differential ADC, and the differential input characteristic has stronger anti-interference performance.
The present invention has been described in terms of its practical application, and it is to be understood that the above description and drawings are only illustrative of the presently preferred embodiments of the invention and are not to be considered as limiting, since all changes that come within the meaning and range of equivalency of the claims are to be embraced within their scope.
It should be noted that the embodiments and features of the embodiments may be combined with each other without conflict. Although the present invention has been described to a certain extent, it is apparent that appropriate changes in the respective conditions may be made without departing from the spirit and scope of the present invention. It is to be understood that the invention is not limited to the described embodiments, but is to be accorded the scope consistent with the claims, including equivalents of each element described. Various other modifications and changes may be made by those skilled in the art based on the above-described technical solutions and concepts, and all such modifications and changes should fall within the scope of the claims of the present invention.

Claims (10)

1. A method for realizing intelligent components of an intelligent substation process layer is characterized by comprising the following steps:
the establishing step comprises:
establishing a multi-task system architecture according to the functional requirements and the working process of the process layer intelligent assembly;
and (3) analyzing:
analyzing a CID file exported by the IED tool, and generating a configinfo.
The configlnfo.
A defining step:
decomposing and abstracting each functional module of the intelligent assembly by using a configlnfo. The functional modules correspond to the workflow one by one;
compiling:
decomposing the multitask and workflow requirements of the intelligent assembly, creating an interrupt service program, and distributing task priorities;
compiling and connecting source codes containing all functional modules and workflows thereof and Lua source codes to generate executable files; alternatively, the first and second electrodes may be,
compiling and connecting source codes comprising all functional modules and workflows thereof and a target system library generated by Lua source codes to generate executable files;
lua script file is interpreted and executed by the executable file to obtain operation configuration parameters and functional function definitions, and the intelligent component completes the defined functions according to the information, so that different types of intelligent components are realized.
2. The intelligent substation process level intelligent component implementation method according to claim 1, wherein the defining step specifically comprises:
compiling Lua source codes according to the running environment;
generating a Lua compiler and a Lua translator in a library file form, linking the Lua compiler and the Lua translator into a target program, and analyzing and executing a configinfo. Or directly adding the Lua source code into the project engineering file to generate a target executable file, and executing a configinfo.
According to the hardware configuration information of the intelligent assembly, acquiring various function definitions, port configurations and a working process of the intelligent assembly, decomposing and abstracting various function modules of the intelligent assembly, and defining a shared data structure and Lua and C interaction interfaces of each function module;
defining a function in a configinfo. The function is used for realizing various functions of the intelligent assembly.
3. The intelligent substation process level intelligent component implementation method according to claim 2, before parsing and executing a configlnfo.
And (4) carrying out lexical and syntactic check on the configlnfo. Lua script file by using a Lua compiler in the target program, and carrying out alarm prompt if the file is lost, damaged or has errors.
4. The intelligent substation process level intelligent component implementation method of any one of claims 1 to 3, wherein the defining step further comprises:
and reasonably distributing the hardware space of each functional module by combining the hardware characteristics of the intelligent assembly.
5. The intelligent substation process level intelligent component implementation method of any one of claims 1 to 3, wherein the defining step further comprises:
if the definition of each function module of the intelligent component is different from that of a certain function, the function is further defined in a configinfo.
6. The intelligent substation process layer intelligent component implementation method according to any one of claims 1 to 3, wherein the functions of the intelligent component include one or more of initialization, data reading, synchronous interpolation, SV/GOOSE encoding and decoding, Ethernet data transmission, and synchronous time keeping.
7. The utility model provides an intelligent substation process level intelligence subassembly realization device which characterized in that includes:
an establishment module to:
establishing a multi-task system architecture according to the functional requirements and the working process of the process layer intelligent assembly;
an analysis module to:
analyzing a CID file exported by the IED tool, and generating a configinfo.
The configlnfo.
A definition module to:
decomposing and abstracting each functional module of the intelligent assembly by using a configlnfo. The functional modules correspond to the workflow one by one;
a compiling module to:
decomposing the multitask and workflow requirements of the intelligent assembly, creating an interrupt service program, and distributing task priorities;
compiling and connecting source codes containing all functional modules and workflows thereof and Lua source codes to generate executable files; alternatively, the first and second electrodes may be,
compiling and connecting source codes comprising all functional modules and workflows thereof and a target system library generated by Lua source codes to generate executable files;
lua script file is interpreted and executed by the executable file to obtain operation configuration parameters and functional function definitions, and the intelligent component completes the defined functions according to the information, so that different types of intelligent components are realized.
8. The intelligent substation process level intelligent component implementation apparatus of claim 7, wherein the definition module is configured to:
compiling Lua source codes according to the running environment;
generating a Lua compiler and a Lua translator in a library file form, linking the Lua compiler and the Lua translator into a target program, and analyzing and executing a configinfo. Or directly adding the Lua source code into the project engineering file to generate a target executable file, and executing a configinfo.
According to the hardware configuration information of the intelligent assembly, acquiring various function definitions, port configurations and a working process of the intelligent assembly, decomposing and abstracting various function modules of the intelligent assembly, and defining a shared data structure and Lua and C interaction interfaces of each function module;
defining a function in a configinfo. The function is used for realizing various functions of the intelligent assembly.
9. The intelligent substation process level intelligent component implementation apparatus of claim 8, wherein the definition module is further configured to:
and (4) carrying out lexical and syntactic check on the configlnfo. Lua script file by using a Lua compiler in the target program, and carrying out alarm prompt if the file is lost, damaged or has errors.
10. The intelligent substation process layer intelligent component implementation device according to any one of claims 7 to 9, wherein the functions of the intelligent component include one or more of initialization, data reading, synchronous interpolation, SV/GOOSE codec, ethernet data transmission, and synchronous time keeping.
CN201811325288.4A 2018-11-08 2018-11-08 Method and device for realizing intelligent component of process layer of intelligent substation Active CN109542450B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811325288.4A CN109542450B (en) 2018-11-08 2018-11-08 Method and device for realizing intelligent component of process layer of intelligent substation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811325288.4A CN109542450B (en) 2018-11-08 2018-11-08 Method and device for realizing intelligent component of process layer of intelligent substation

Publications (2)

Publication Number Publication Date
CN109542450A CN109542450A (en) 2019-03-29
CN109542450B true CN109542450B (en) 2021-10-01

Family

ID=65844667

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811325288.4A Active CN109542450B (en) 2018-11-08 2018-11-08 Method and device for realizing intelligent component of process layer of intelligent substation

Country Status (1)

Country Link
CN (1) CN109542450B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110874215B (en) * 2019-11-19 2023-03-21 深圳市宜居云科技有限公司 Drive control method and system for electric appliance or electric equipment
CN111124417B (en) * 2019-12-10 2023-03-03 西安智周深鉴信息科技集团有限公司 Industrial control program compiling method and device, computer equipment and storage medium
CN111061233B (en) * 2019-12-10 2021-05-14 北京慧虹远航科技有限公司 Design method and device for industrial control system and storage medium
CN112015528B (en) * 2020-07-21 2022-12-27 中国科学院西安光学精密机械研究所 Industrial control system software control flow construction and analysis method
CN112256247B (en) * 2020-10-09 2023-07-28 北京字跳网络技术有限公司 Method, device, computer equipment and storage medium for processing dependence of module assembly
CN115344243B (en) * 2022-10-17 2023-02-03 中邮消费金融有限公司 Component packaging method and system of X6 flow chart

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103631627A (en) * 2013-12-13 2014-03-12 国家电网公司 Equipment configuration method, configuration-file generation method and configuration system
CN105354220A (en) * 2015-09-29 2016-02-24 国网福建省电力有限公司 Application method for IED user customized configuration file of intelligent transformer substation
CN106371869A (en) * 2016-08-29 2017-02-01 西电通用电气自动化有限公司 Realizing method for IEC61850 configuration software of compartment equipment of intelligent substation
CN106953749A (en) * 2017-03-03 2017-07-14 中国南方电网有限责任公司 A kind of transformer station process layer network method of real-time
CN107038050A (en) * 2017-04-25 2017-08-11 合肥充盈信息科技有限公司 A kind of game configuration loading method based on virtual server
CN107589940A (en) * 2017-09-04 2018-01-16 祖龙(天津)科技有限公司 A kind of auxiliary system for developing software based on Lua scripts
CN107872441A (en) * 2016-09-28 2018-04-03 阿里巴巴集团控股有限公司 The method and apparatus for generating device attribute configuration file

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1973213B1 (en) * 2007-03-22 2017-12-06 Abb Research Ltd. Validating a standardized configuration description
CN104657174A (en) * 2015-02-03 2015-05-27 百度在线网络技术(北京)有限公司 Method and device for dynamically realizing application function
US10158715B2 (en) * 2015-03-10 2018-12-18 Honeywell International Inc. Method and apparatus for optimizing memory utilization in gateway of process control and automation system

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103631627A (en) * 2013-12-13 2014-03-12 国家电网公司 Equipment configuration method, configuration-file generation method and configuration system
CN105354220A (en) * 2015-09-29 2016-02-24 国网福建省电力有限公司 Application method for IED user customized configuration file of intelligent transformer substation
CN106371869A (en) * 2016-08-29 2017-02-01 西电通用电气自动化有限公司 Realizing method for IEC61850 configuration software of compartment equipment of intelligent substation
CN107872441A (en) * 2016-09-28 2018-04-03 阿里巴巴集团控股有限公司 The method and apparatus for generating device attribute configuration file
CN106953749A (en) * 2017-03-03 2017-07-14 中国南方电网有限责任公司 A kind of transformer station process layer network method of real-time
CN107038050A (en) * 2017-04-25 2017-08-11 合肥充盈信息科技有限公司 A kind of game configuration loading method based on virtual server
CN107589940A (en) * 2017-09-04 2018-01-16 祖龙(天津)科技有限公司 A kind of auxiliary system for developing software based on Lua scripts

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
IEC 61850 ICD Designer 2;SystemCORP Energy;《https://www.systemcorp.com.au/files/198-ICD-Designer-2-User-Manual.pdf》;20181029;第1-62页 *
lua环境的配置以及c++调用lua的简单例子;cbbbc;《https://blog.csdn.net/cbbbc/article/details/45049399》;20150415;第1-7页 *
基于LUA脚本语言的变电站辅助综合监控系统智能联动技术研究;杨晓旭;《中国优秀硕士学位论文全文数据库 工程科技Ⅱ辑》;20170215;第C042-1518页 *
智能变电站整体集成仿真测试研究;赵国庆等;《江苏电机工程》;20160131;第35卷(第1期);第67-69页 *

Also Published As

Publication number Publication date
CN109542450A (en) 2019-03-29

Similar Documents

Publication Publication Date Title
CN109542450B (en) Method and device for realizing intelligent component of process layer of intelligent substation
CN110376959B (en) Soft PLC configuration software generation system based on FPGA platform
CN109324787A (en) A kind of business software development approach, device and terminal device
CN109143952B (en) Programmable logic controller programming language conversion system
CN113568705B (en) Code integration simulation method under distributed architecture
CN112100817B (en) Intelligent heterogeneous IO data conversion method and system based on distributed simulation system
CN104267654A (en) Method and system for converting ladder diagram program into instruction list program and compiling instruction list program
CN111581082B (en) Vehicle-mounted controller test script generation device and method
CN106371869B (en) IEC61850 configuration software implementation method for bay level equipment of intelligent substation
CN113051040A (en) Remote distributed joint simulation method in different places
CN110769002A (en) LabVIEW-based message analysis method, system, electronic device and medium
CN109032056B (en) Programmable logic controller programming language conversion method
Li et al. A model based integration framework for computer numerical control system development
CN102681855A (en) Model-to-code converting method facing wireless sensor network
CN112989123A (en) Dynamic data type communication method and device based on DDS
CN109597611B (en) Front-end data flow control component development system, method, device and storage medium
CN111443963A (en) Numerical control system of reconfigurable formula
CN111597022B (en) Fusion system and fusion method for automatically fusing multi-professional service functions
CN116227625A (en) Intelligent model development method, medium and equipment
CN116192670A (en) Environment deployment method, device, equipment and medium
CN116414436A (en) Compatible unified development platform development method, device, medium and equipment
CN113954679A (en) Edge control equipment applied to orderly charging control of electric automobile
CN113609052A (en) Chip simulation system based on FPGA and microprocessor and implementation method
CN108595166B (en) Method and system for realizing application execution engine of distributed Internet of things
Sheng et al. The micro-service architecture design research of financial trading system based on domain engineering

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant