CN109526144A - A kind of analysis method and system that difference via hole aperture influences the magnitude of current - Google Patents

A kind of analysis method and system that difference via hole aperture influences the magnitude of current Download PDF

Info

Publication number
CN109526144A
CN109526144A CN201811569869.2A CN201811569869A CN109526144A CN 109526144 A CN109526144 A CN 109526144A CN 201811569869 A CN201811569869 A CN 201811569869A CN 109526144 A CN109526144 A CN 109526144A
Authority
CN
China
Prior art keywords
via hole
different
current
short column
passing rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201811569869.2A
Other languages
Chinese (zh)
Other versions
CN109526144B (en
Inventor
柯华英
刘法志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhengzhou Yunhai Information Technology Co Ltd
Original Assignee
Zhengzhou Yunhai Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhengzhou Yunhai Information Technology Co Ltd filed Critical Zhengzhou Yunhai Information Technology Co Ltd
Priority to CN201811569869.2A priority Critical patent/CN109526144B/en
Publication of CN109526144A publication Critical patent/CN109526144A/en
Application granted granted Critical
Publication of CN109526144B publication Critical patent/CN109526144B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0005Apparatus or processes for manufacturing printed circuits for designing circuits by computer

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

The present invention provides a kind of analysis methods and system that different via hole apertures influence the magnitude of current, comprising the following steps: S1, is influenced by mathematics model analysis short column on signal integrity, determines the resonance frequency of circuit;S2, when the reference layer after signal changes layer is still same plane, obtain current passing rate;S3, after signal changes layer refer to same nature Different Plane when, obtain current passing rate;S4, after signal changes layer refer to plane of different nature when, obtain current passing rate;Current passing rate under S5, comparison different situations, chooses optimal laminated construction.The present invention realizes the resonance frequency for determining circuit, ensure that every piece of subcard runs smoothly, it solves the problems, such as that number of vias increase and high-speed line cabling space is caused to tail off when via hole electricity throughput is handled according to 1A in the prior art, the through-current capability of via hole is verified in realization, guarantee signal integrity, enhance system reliability, guarantees normally to run.

Description

A kind of analysis method and system that difference via hole aperture influences the magnitude of current
Technical field
The present invention relates to high speed transmission of signals technical field, especially a kind of point that different via hole apertures influence the magnitude of current Analyse method and system.
Background technique
With the continuous improvement of digital circuit rate and clock frequency, in High Speed System, high speed signal is by interconnection Line can generate the problems of Signal Integrity such as delay, reflection, decaying, crosstalk.Problems of Signal Integrity has become high speed number One of whether successful critical issue of word circuit design.
The principal element of high-speed figure PCB signal integrity is influenced in addition to PCB design and pcb board material select, via hole pair Signal integrity has larger impact.In high speed multi-layer PCB, when signal is transferred to certain layer internal from top layer, connected with through-hole Extra via hole short column will be generated, short column largely affects the transmission quality of signal.
When signal is when being transferred to another sandwich circuit of impedance matching by via hole, has part energy and be passed to On the short column in hole, and this is partially due to not any impedance terminates, it is possible to be counted as standard-sized sheet line state.Therefore, This branch will cause the total reflection of dump energy, this greatly weakens signal quality, damage the complete of original signal Property.
In the prior art, the magnitude of current of 1A usually is corresponded to be handled according to a via hole using for via hole, but It is that this way will cause number of vias increase, high-speed line cabling space tails off.
Summary of the invention
The object of the present invention is to provide a kind of analysis methods and system that different via hole apertures influence the magnitude of current, it is intended to solve Certainly number of vias is excessive in the prior art, the very few problem of high-speed line cabling space, and the through-current capability of via hole is tested in realization Card guarantees signal integrity, enhances system reliability, guarantees normally to run.
To reach above-mentioned technical purpose, the present invention provides a kind of analysis sides that different via hole apertures influence the magnitude of current Method, comprising the following steps:
S1, signal integrity is influenced by mathematics model analysis short column, determines the resonance frequency of circuit;
S2, when the reference layer after signal changes layer is still same plane, obtain current passing rate;
S3, after signal changes layer refer to same nature Different Plane when, obtain current passing rate;
S4, after signal changes layer refer to plane of different nature when, obtain current passing rate;
Current passing rate under S5, comparison different situations, chooses optimal laminated construction.
Preferably, the step S1 concrete operations are as follows:
Obtain the equivalent model of short column via hole;
The resonance conditions at via hole are calculated using resonant frequency equation;
Influence of the simulating, verifying via hole aperture to signal.
Preferably, the resonant frequency equation are as follows:
fresThe resonance frequency generated for short column end;L is the parasitic inductance of short column;C is the parasitic capacitance of short column.
Preferably, need to be arranged via diameter, interior pad diameter and via height before obtaining current passing rate.
The present invention also provides a kind of analysis system that different via hole apertures influence the magnitude of current, the system comprises:
Harmonic analysis module determines the resonance of circuit for influencing by mathematics model analysis short column on signal integrity Frequency;
Same reference planes analysis module, for obtaining when the reference layer after signal changes layer is still same plane Current passing rate;
Same nature Different Plane analysis module, for after signal changes layer refer to same nature Different Plane when, Obtain current passing rate;
Heterogeneity two dimensional analysis module, for obtaining electric current when referring to plane of different nature after signal changes layer Percent of pass;
Comparison module chooses optimal laminated construction for comparing the current passing rate under different situations.
Preferably, the harmonic analysis module includes:
Equivalent model acquiring unit, for obtaining the equivalent model of short column via hole;
Resonance computing unit, for calculating the resonance conditions at via hole using resonant frequency equation;
Simulation unit, the influence for simulating, verifying via hole aperture to signal.
Preferably, the resonant frequency equation are as follows:
fresThe resonance frequency generated for short column end;L is the parasitic inductance of short column;C is the parasitic capacitance of short column.
Preferably, described to need to be arranged via diameter, interior pad diameter and via height before obtaining current passing rate.
The effect provided in summary of the invention is only the effect of embodiment, rather than invents all whole effects, above-mentioned A technical solution in technical solution have the following advantages that or the utility model has the advantages that
Compared with prior art, the present invention is in a manner of mathematical model analyzing influence of the short column to signal integrity, Respectively when the reference layer after signal changes layer is still same plane, signal change after layer the Different Plane for referring to same nature When, electric current throughput when signal changes after layer with reference to plane of different nature, to realize the resonance frequency of determining circuit, really It protects every piece of subcard to run smoothly, solves and cause number of vias to increase when via hole electricity throughput is handled according to 1A in the prior art And the through-current capability of via hole is verified in high-speed line cabling space the problem of tailing off, realization, guarantees signal integrity, enhancing System reliability guarantees normally to run.
Detailed description of the invention
Fig. 1 is a kind of analysis method process that different via hole apertures influence the magnitude of current provided in the embodiment of the present invention Figure;
When Fig. 2 is still same plane for a kind of reference layer after signal changes layer provided in the embodiment of the present invention Schematic diagram of laminated structure;
Fig. 3 is a kind of when referring to the Different Plane of same nature after signal changes layer provided in the embodiment of the present invention Schematic diagram of laminated structure;
Fig. 4 is a kind of folded when referring to plane of different nature after signal changes layer provided in the embodiment of the present invention Schematic diagram of a layer structure;
Fig. 5 is a kind of analysis system structure that different via hole apertures influence the magnitude of current provided in the embodiment of the present invention Block diagram.
Specific embodiment
In order to clearly illustrate the technical characterstic of this programme, below by specific embodiment, and its attached drawing is combined, to this Invention is described in detail.Following disclosure provides many different embodiments or example is used to realize different knots of the invention Structure.In order to simplify disclosure of the invention, hereinafter the component of specific examples and setting are described.In addition, the present invention can be with Repeat reference numerals and/or letter in different examples.This repetition is that for purposes of simplicity and clarity, itself is not indicated Relationship between various embodiments and/or setting is discussed.It should be noted that illustrated component is not necessarily to scale in the accompanying drawings It draws.Present invention omits the descriptions to known assemblies and treatment technology and process to avoid the present invention is unnecessarily limiting.
It is provided for the embodiments of the invention a kind of analysis that different via hole apertures influence the magnitude of current with reference to the accompanying drawing Method and system is described in detail.
As shown in Figure 1, the embodiment of the invention discloses a kind of analysis method that different via hole apertures influence the magnitude of current, packet Include following steps:
S1, signal integrity is influenced by mathematics model analysis short column, determines the resonance frequency of circuit;
S2, when the reference layer after signal changes layer is still same plane, obtain current passing rate;
S3, after signal changes layer refer to same nature Different Plane when, obtain current passing rate;
S4, after signal changes layer refer to plane of different nature when, obtain current passing rate;
Current passing rate under S5, comparison different situations, chooses optimal laminated construction.
Using server master board as core, other subcards are auxiliary, are connected by cable or other kinds of electric wire, by In the influence that nearly all can inevitably encounter via hole short column in actual circuit plate, so being divided by way of mathematical model Influence of the short column to signal integrity is precipitated, determines the resonance frequency of circuit, so that it is guaranteed that every piece of subcard runs smoothly, it is then whole A system can normally be run.
The equivalent model for obtaining short column via hole calculates the resonance conditions at via hole, simulating, verifying using resonant frequency equation Influence of the via hole aperture to signal.It is as follows that the resonance frequency calculates formula:
fresThe resonance frequency generated for short column end;L is the parasitic inductance of short column;C is the parasitic capacitance of short column.
Test plate (panel) is made, production process is as follows:
Sawing sheet-drying-plate-internal layer dry film-internal layer etching-interior AOI- brownification-lamination-milling side-drilling-desmearing-sinks copper-outside Layer plating-graphic plating-control gun drilling-outer layer etching-outer layer dry film-graphic plating-outer layer etching-outer AOI- welding resistance-turmeric- Milling plate.
The level that signal flows through is respectively first layer and third layer, thus from third layer via hole below not can On.When signal will continue to flow through to the levels such as the 4th layer and layer 5 after third layer, when being transferred to the bottom, this phase When in open circuit, at this moment reflection coefficient is 1, and signal can be reflected.When signal after reflection passes through third layer, due to the change of impedance Change, and the levels such as the 4th layer and layer 5 can be reflected to, back and forth, strong influence the integrality of signal.
Signal schematic representation, the signal that Fig. 2-4 is respectively the reference layer that changes after layer of signal when being still same plane change layer Letter when signal schematic representation, signal when referring to the Different Plane of same nature later change after layer with reference to plane of different nature Number schematic diagram.For high speed signal, via hole can generate parasitic capacitance and parasitic inductance, and parasitic capacitance mainly rises digital signal Along slowing down, particularly with multiple signal transition, the speed of circuit is seriously reduced, the harm of parasitic inductance bring is often bigger, The validity that electrical power by-pass capacitor can be reduced by series inductance makes entire power supply power supply filter effect be deteriorated.
Respectively when the reference layer after signal changes layer is still same plane, signal changes after layer with reference to same nature When Different Plane, when signal is changed after layer with reference to plane of different nature, setting via diameter, interior pad diameter and via hole are high Degree obtains current passing rate, compares the current passing rate under different situations, chooses optimal laminated construction.
The embodiment of the present invention in a manner of mathematical model analyzing influence of the short column to signal integrity, respectively in signal Change the reference layer after layer when being still same plane, signal changes after layer when referring to the Different Plane of same nature, signal changes Electric current throughput when after layer with reference to plane of different nature, to realize the resonance frequency of determining circuit, it is ensured that every piece of son Card runs smoothly, and solves and causes number of vias increase and high speed when via hole electricity throughput is handled according to 1A in the prior art The through-current capability of via hole is verified in the problem of line cabling space tails off, realization, guarantees signal integrity, and enhancing system is reliable Property, guarantee normally to run.
As shown in figure 5, the embodiment of the invention also discloses a kind of analysis system that different via hole apertures influence the magnitude of current, The system comprises:
Harmonic analysis module determines the resonance of circuit for influencing by mathematics model analysis short column on signal integrity Frequency;
Same reference planes analysis module, for obtaining when the reference layer after signal changes layer is still same plane Current passing rate;
Same nature Different Plane analysis module, for after signal changes layer refer to same nature Different Plane when, Obtain current passing rate;
Heterogeneity two dimensional analysis module, for obtaining electric current when referring to plane of different nature after signal changes layer Percent of pass;
Comparison module chooses optimal laminated construction for comparing the current passing rate under different situations.
The harmonic analysis module includes:
Equivalent model acquiring unit, for obtaining the equivalent model of short column via hole;
Resonance computing unit, for calculating the resonance conditions at via hole using resonant frequency equation;
Simulation unit, the influence for simulating, verifying via hole aperture to signal.
The resonant frequency equation are as follows:
fresThe resonance frequency generated for short column end;L is the parasitic inductance of short column;C is the parasitic capacitance of short column.
It is described to need to be arranged via diameter, interior pad diameter and via height before obtaining current passing rate.
The foregoing is merely illustrative of the preferred embodiments of the present invention, is not intended to limit the invention, all in essence of the invention Made any modifications, equivalent replacements, and improvements etc., should all be included in the protection scope of the present invention within mind and principle.

Claims (8)

1. a kind of analysis method that difference via hole aperture influences the magnitude of current, which comprises the following steps:
S1, signal integrity is influenced by mathematics model analysis short column, determines the resonance frequency of circuit;
S2, when the reference layer after signal changes layer is still same plane, obtain current passing rate;
S3, after signal changes layer refer to same nature Different Plane when, obtain current passing rate;
S4, after signal changes layer refer to plane of different nature when, obtain current passing rate;
Current passing rate under S5, comparison different situations, chooses optimal laminated construction.
2. the analysis method that a kind of different via hole apertures according to claim 1 influence the magnitude of current, which is characterized in that institute State step S1 concrete operations are as follows:
Obtain the equivalent model of short column via hole;
The resonance conditions at via hole are calculated using resonant frequency equation;
Influence of the simulating, verifying via hole aperture to signal.
3. the analysis method that a kind of different via hole apertures according to claim 2 influence the magnitude of current, which is characterized in that institute State resonant frequency equation are as follows:
fresThe resonance frequency generated for short column end;L is the parasitic inductance of short column;C is the parasitic capacitance of short column.
4. the analysis method that a kind of different via hole apertures according to claim 1 to 3 influence the magnitude of current, It is characterized in that, needs to be arranged via diameter, interior pad diameter and via height before obtaining current passing rate.
5. a kind of analysis system that difference via hole aperture influences the magnitude of current, which is characterized in that the system comprises:
Harmonic analysis module determines the resonance frequency of circuit for influencing by mathematics model analysis short column on signal integrity;
Same reference planes analysis module, for obtaining electric current when the reference layer after signal changes layer is still same plane Percent of pass;
Same nature Different Plane analysis module, for obtaining when referring to the Different Plane of same nature after signal changes layer Current passing rate;
Heterogeneity two dimensional analysis module passes through for when referring to plane of different nature after signal changes layer, obtaining electric current Rate;
Comparison module chooses optimal laminated construction for comparing the current passing rate under different situations.
6. the analysis system that a kind of different via hole apertures according to claim 5 influence the magnitude of current, which is characterized in that institute Stating harmonic analysis module includes:
Equivalent model acquiring unit, for obtaining the equivalent model of short column via hole;
Resonance computing unit, for calculating the resonance conditions at via hole using resonant frequency equation;
Simulation unit, the influence for simulating, verifying via hole aperture to signal.
7. the analysis system that a kind of different via hole apertures according to claim 6 influence the magnitude of current, which is characterized in that institute State resonant frequency equation are as follows:
fresThe resonance frequency generated for short column end;L is the parasitic inductance of short column;C is the parasitic capacitance of short column.
8. a kind of analysis system that difference via hole aperture influences the magnitude of current according to claim 5-7 any one, It is characterized in that, it is described to need to be arranged via diameter, interior pad diameter and via height before obtaining current passing rate.
CN201811569869.2A 2018-12-21 2018-12-21 Method and system for analyzing influence of different via hole diameters on current magnitude Active CN109526144B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811569869.2A CN109526144B (en) 2018-12-21 2018-12-21 Method and system for analyzing influence of different via hole diameters on current magnitude

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811569869.2A CN109526144B (en) 2018-12-21 2018-12-21 Method and system for analyzing influence of different via hole diameters on current magnitude

Publications (2)

Publication Number Publication Date
CN109526144A true CN109526144A (en) 2019-03-26
CN109526144B CN109526144B (en) 2021-07-27

Family

ID=65795539

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811569869.2A Active CN109526144B (en) 2018-12-21 2018-12-21 Method and system for analyzing influence of different via hole diameters on current magnitude

Country Status (1)

Country Link
CN (1) CN109526144B (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5863447A (en) * 1997-04-08 1999-01-26 International Business Machines Corporation Method for providing a selective reference layer isolation technique for the production of printed circuit boards
JP2002368432A (en) * 2001-06-04 2002-12-20 Murata Mach Ltd Multilayer board and cad device for designing the same
CN202425186U (en) * 2011-09-27 2012-09-05 京信通信系统(中国)有限公司 Pcb
CN103260348A (en) * 2013-04-01 2013-08-21 广州兴森快捷电路科技有限公司 High-speed PCB and difference via hole impedance control method
CN105357903A (en) * 2015-12-04 2016-02-24 浪潮(北京)电子信息产业有限公司 Lamination method of PCB, and PCB
CN107169233A (en) * 2017-06-09 2017-09-15 郑州云海信息技术有限公司 The Rack server design methods of research are influenceed on signal integrity based on short column resonance
CN107273601A (en) * 2017-06-09 2017-10-20 郑州云海信息技术有限公司 Method is influenceed to signal integrity based on FDTD Algorithm Analysis ground hole

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5863447A (en) * 1997-04-08 1999-01-26 International Business Machines Corporation Method for providing a selective reference layer isolation technique for the production of printed circuit boards
JP2002368432A (en) * 2001-06-04 2002-12-20 Murata Mach Ltd Multilayer board and cad device for designing the same
CN202425186U (en) * 2011-09-27 2012-09-05 京信通信系统(中国)有限公司 Pcb
CN103260348A (en) * 2013-04-01 2013-08-21 广州兴森快捷电路科技有限公司 High-speed PCB and difference via hole impedance control method
CN105357903A (en) * 2015-12-04 2016-02-24 浪潮(北京)电子信息产业有限公司 Lamination method of PCB, and PCB
CN107169233A (en) * 2017-06-09 2017-09-15 郑州云海信息技术有限公司 The Rack server design methods of research are influenceed on signal integrity based on short column resonance
CN107273601A (en) * 2017-06-09 2017-10-20 郑州云海信息技术有限公司 Method is influenceed to signal integrity based on FDTD Algorithm Analysis ground hole

Also Published As

Publication number Publication date
CN109526144B (en) 2021-07-27

Similar Documents

Publication Publication Date Title
US8035409B2 (en) System and method implementing short-pulse propagation technique on production-level boards with incremental accuracy and productivity levels
CN102364478B (en) Simulation method, device and system for high speed signal channel via holes
EP1214785B1 (en) A system and method for analyzing simultaneous switching noise
KR20180092870A (en) Method for impedance compensation in printed circuit boards
Kim et al. Effects on signal integrity and radiated emission by split reference plane on high-speed multilayer printed circuit boards
CN107169233A (en) The Rack server design methods of research are influenceed on signal integrity based on short column resonance
US20150014044A1 (en) High speed via
AU2017302566B2 (en) Circuits and methods providing electronic band gap (EBG) structures at memory module electrical coupling
CN109526144A (en) A kind of analysis method and system that difference via hole aperture influences the magnitude of current
US20210274648A1 (en) Asymmetric differential via stubs for skew compensation
CN108829937B (en) Method for optimizing PCB high-speed signal via hole
CN107072056A (en) A kind of design method of optimization PCIE connector area signal qualitys
Shiue et al. Reduction in reflections and ground bounce for signal line over slotted power plane using differential coupled microstrip lines
CN107466157A (en) A kind of method buried baffle-wall and baffle-wall making printed wiring board is buried using this
CN113033140A (en) Simulation method for accurately obtaining difference of dielectric constants of upper layer and lower layer of PCB (printed Circuit Board) wiring
Bucur Fiber Weave Effect-a performance-limiting factor
Knighten et al. PDN Design Strategies: III. Planes and materials–are they important factors in power bus design?
Kaveri et al. Signal Integrity Evaluation for Automotive ECU with PCIe Gen 3.0 Interface
CN101365331A (en) Printed circuit board capable of electromagnetic interference inhibition and related method thereof
Win et al. A frequency-domain high-speed bus signal integrity compliance model: Design methodology and implementation
Bai et al. Analysis of Power-via-Induced Quasi-Quarter-Wavelength Resonance to Reduce Crosstalk
CN111159970B (en) Multi-physical-field analysis method and device for flexible interconnection reliability
Smutzer et al. Navigating PCB stackup layer assignments for optimized si and pi performance in high speed, high power designs
JP7443598B2 (en) How to adjust the characteristic impedance of the inspection jig
Mingfei et al. Application of HyperLynx in the Development of High Speed Signal Processing Circuits

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant