CN109448627B - Display panel, driving method of display panel and display device - Google Patents

Display panel, driving method of display panel and display device Download PDF

Info

Publication number
CN109448627B
CN109448627B CN201811604198.9A CN201811604198A CN109448627B CN 109448627 B CN109448627 B CN 109448627B CN 201811604198 A CN201811604198 A CN 201811604198A CN 109448627 B CN109448627 B CN 109448627B
Authority
CN
China
Prior art keywords
electrically connected
data line
transistor
control signal
display panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201811604198.9A
Other languages
Chinese (zh)
Other versions
CN109448627A (en
Inventor
邹宗骏
孙莹
许育民
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xiamen Tianma Microelectronics Co Ltd
Original Assignee
Xiamen Tianma Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiamen Tianma Microelectronics Co Ltd filed Critical Xiamen Tianma Microelectronics Co Ltd
Priority to CN201811604198.9A priority Critical patent/CN109448627B/en
Publication of CN109448627A publication Critical patent/CN109448627A/en
Application granted granted Critical
Publication of CN109448627B publication Critical patent/CN109448627B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)

Abstract

The invention discloses a display panel, a driving method of the display panel and a display device. The display panel includes a display area, a first non-display area, and a second non-display area. The display panel is provided with a first non-display area, the display panel is provided with a discharge unit, a plurality of data lines and a plurality of scanning lines, the discharge unit is arranged in a second non-display area, the data lines comprise at least one first data line and a plurality of second data lines, the at least one first data line penetrates through the first non-display area and is electrically connected with the discharge unit, the plurality of scanning lines comprise at least one first scanning line and a plurality of second scanning lines, and the at least one first scanning line penetrates through the first non-display area. During the period that at least one first scanning line transmits scanning signals, the discharge unit releases charges on at least one first data line, so that static electricity around the through hole can be released, the static electricity performance around the through hole is improved, and damage to the through hole due to the static electricity is prevented.

Description

Display panel, driving method of display panel and display device
Technical Field
The embodiment of the invention relates to the technical field of display, in particular to a display panel, a driving method of the display panel and a display device.
Background
High screen ratio is an important feature and requirement of the current display panel. In order to achieve high screen occupation ratio, the space occupied by devices such as a camera, a receiver, a fingerprint identification sensor and the like needs to be compressed. In the dysmorphism display panel, because the existence of equipment such as camera, earphone for the regional edge static accumulation easily of dysmorphism display panel, consequently receive electrostatic damage easily at regional edge of dysmorphism display panel, make display panel appear showing unusual phenomenon easily.
Disclosure of Invention
The invention provides a display panel, a driving method of the display panel and a display device, so that the electrostatic performance of the edge of an abnormal area is improved on the basis of not adding any device, and meanwhile, the narrow frame of the abnormal area can be ensured.
In a first aspect, an embodiment of the present invention provides a display panel, including a display area, a first non-display area, and a second non-display area; the display area surrounds the first non-display area; the first non-display area is provided with a through hole which penetrates through the display panel;
the display panel is also provided with a discharge unit, a plurality of data lines and a plurality of scanning lines, and the discharge unit is arranged in the second non-display area;
the data lines include at least one first data line and a plurality of second data lines; the at least one first data line penetrates through the first non-display area and is electrically connected with the discharge unit;
the plurality of scanning lines comprise at least one first scanning line and a plurality of second scanning lines, and the at least one first scanning line penetrates through the first non-display area; the discharge unit discharges the charge on the at least one first data line during transmission of a scan signal by the at least one first scan line.
In a second aspect, an embodiment of the present invention further provides a display device, including the display panel provided in any embodiment of the present invention.
In a third aspect, an embodiment of the present invention further provides a driving method of a display panel. The display panel comprises a display area, a first non-display area and a second non-display area; the first non-display area is provided with a through hole which penetrates through the display panel; the display panel is also provided with a discharge unit, a plurality of data lines and a plurality of scanning lines, and the discharge unit is arranged in the second non-display area; the data lines include at least one first data line and a plurality of second data lines; the at least one first data line penetrates through the first non-display area and is electrically connected with the discharge unit; the plurality of scanning lines comprise at least one first scanning line and a plurality of second scanning lines, and the at least one first scanning line penetrates through the first non-display area;
the driving method includes:
outputting scanning signals to the scanning lines one by one;
the discharge unit discharges the charge on the at least one first data line during the output of the scan signal to the at least one first scan line.
The discharge unit is arranged in the second non-display area of the display panel, the at least one first data line penetrates through the first non-display area and is electrically connected with the discharge unit, and the discharge unit releases charges on the at least one first data line during the period that the at least one first scanning line outputs scanning signals, so that no extra device is needed to be added at the periphery of the through hole, the static electricity at the periphery of the through hole can be released on the basis of ensuring a narrow frame at the periphery of the through hole, the static electricity performance at the periphery of the through hole is improved, and the through hole is prevented from being damaged due to the static electricity.
Drawings
Fig. 1 is a schematic structural diagram of a display panel provided in the prior art;
FIG. 2 is an enlarged view of a portion 120 of FIG. 1;
fig. 3 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
FIG. 4 is a timing diagram of the display panel shown in FIG. 3;
fig. 5 is a schematic diagram of a wiring structure of a first data line and a first scan line according to an embodiment of the present invention;
fig. 6 is a schematic structural diagram of another display panel according to an embodiment of the present invention;
FIG. 7 is a timing diagram illustrating a first phase of the display panel shown in FIG. 6;
fig. 8 is a schematic structural diagram of another display panel according to an embodiment of the present invention;
fig. 9 is a schematic structural diagram of another display panel according to an embodiment of the present invention;
fig. 10 is a schematic structural diagram of a display device according to an embodiment of the present invention;
fig. 11 is a flowchart illustrating a driving method of a display panel according to an embodiment of the invention;
fig. 12 is a flowchart of another driving method of a display panel according to an embodiment of the invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some of the structures related to the present invention are shown in the drawings, not all of the structures.
Fig. 1 is a schematic structural diagram of a display panel provided in the prior art, and as shown in fig. 1, the display panel 110 is a circular hole full-screen design, and a circular hole 111 is provided in a display area 12 of the display panel 110 (a non-display area disposed around the display area 12 is not shown in fig. 1). The circular hole 111 penetrates the display panel 110, and can be used for placing a camera and the like.
Fig. 2 is a partial enlarged view of a portion 120 of fig. 1. As shown in fig. 2 (the non-display area disposed around the display area is not shown in fig. 2), around the circular hole 111, the first display area 121 and the second display area 122 laterally opposite to the circular hole 111 have the same gate line (not shown in fig. 2). The third display area 123 and the fourth display area 124 longitudinally opposite to the circular hole 111 have the same data lines (not shown in fig. 2). The gate lines of the first and second display areas 121 and 122 are routed by being arranged around the upper and lower sides of the circular hole 111, the data lines of the third and fourth display areas 123 and 124 are routed by being arranged around the upper and lower sides of the circular hole 111, and the data lines around the circular hole 111 are adjacent to the circular hole 111 and the gate lines are adjacent to the data lines. Generally, the data lines around the circular holes 111 are arranged alternately by the first layer of metal traces and the second layer of metal traces in the display panel, and the gate lines are arranged by the first layer of metal traces. Since the data lines and the gate lines are arranged around the circular holes 111 and the routing lines are overlapped with each other, electrostatic damage is easily generated at the circular holes 111. If the grounding ring 112 is disposed on the periphery of the circular hole 111 and the third layer of metal trace 114 in the display panel connects the grounding ring 112 externally, when the sealant 113 is disposed around the circular hole 111, the padding effect of the third layer of metal trace 114 makes the sealant 113 in the region 115 in fig. 2 have poor bonding effect and poor packaging effect.
To solve the above technical problem, the present invention provides a display panel. Fig. 3 is a schematic structural diagram of a display panel according to an embodiment of the present invention, and as shown in fig. 3, the display panel 20 includes a display area 21, a first non-display area 22, and a second non-display area 23. The display area 21 surrounds the first non-display area 22. The first non-display region 22 is provided with a through hole 24, and the through hole 24 penetrates the display panel 20.
The display panel 20 is further provided with a discharge unit 25, a plurality of data lines 26 and a plurality of scan lines 27, and the discharge unit 25 is disposed in the second non-display region 23. The data line 26 includes at least one first data line 261 and a plurality of second data lines 262. At least one first data line 261 passes through the first non-display region 22 and is electrically connected to the discharge cells 25. The plurality of scan lines 27 includes at least one first scan line 271 and a plurality of second scan lines 272, the at least one first scan line 271 passes through the first non-display region 22, and the discharge unit 25 discharges the charges on the at least one first data line 261 during a period in which the at least one first scan line 271 transmits a scan signal.
Specifically, as shown in fig. 3, the display area 21 surrounds the first non-display area 22, and the second non-display area 23 surrounds the display area 21. The display area vertically corresponding to the through hole 24 in the X direction and in the Y direction includes a first sub display area 211, a second sub display area 212, a third sub display area 213, and a fourth sub display area 214. The first and second sub display regions 211 and 212 include first scan lines 271, and the third and fourth sub display regions 213 and 214 include first data lines 261. The display panel 20 exemplarily shows two first data lines 261 and two first scan lines 271. The region where the data line 26 and the scan line 27 are formed includes pixels (not shown in fig. 3). When the pixels in the first sub-display area 211, the second sub-display area 212, the third sub-display area 213, and the fourth sub-display area 214 are displayed, the first scan line 271 transmits a scan signal line by line, and the first data line 261 transmits a data signal line by line for driving the pixel display. There are no pixels in the display panel 20 at the position of the through hole 24, so the first scan line 271 transmits the scan signal at the display panel 20 corresponding to the through hole 24, and the first data line 261 does not have the task of charging the pixels during the time when the first data line 261 transmits the data signal, and the period corresponding to this stage may be the first period. The first data line 261 is electrically connected to the discharge unit 25, so that the first data line 261 can be discharged through the discharge unit 25 in the first time period, and thus, on the basis that no additional device is needed around the through hole 24 and a narrow frame around the through hole 24 is ensured, static electricity around the through hole 24 can be released, the static electricity performance around the through hole 24 is improved, and damage to the through hole 24 due to static electricity is prevented.
It should be noted that the first period is divided into a plurality of sub-periods, and at least one first data line 261 corresponding to different first scan lines 271 corresponds to one sub-period. The discharging process of the discharge unit 25 to the first data line 261 in the first period is exemplarily described below with single-side driving and fig. 3.
In fig. 3, the display panel sequentially includes a first scan line 271 and a second scan line 271 along the X direction, and sequentially includes a first data line 261 and a second data line 261 along the Y direction. The first scan line 271 transmits a scan signal, the first data line 261 and the second data line 261 transmit a data signal corresponding to one sub-period in the first period, the second scan line 271 transmits a scan signal, and the first data line 261 and the second data line 261 transmit a data signal corresponding to another sub-period in the first period.
Fig. 4 is a timing diagram of the display panel provided in fig. 3. As shown in fig. 4, scan1 is the timing of the first scan line 271 along the X direction, Vdata21 is the timing of the first second data line 262 along the Y direction, Vdata11 is the timing of the first data line 261 along the Y direction, Vdata12 is the timing of the second first data line 261 along the Y direction, and Vdata2n is the timing of the last second data line 262 along the Y direction.
Before the first stage T1, the first second scan line 272 to the second scan line 272 before the first scan line 271 in the X direction transmit scan signals, and the data lines 26 (including the first data line 261 and the second data line 262) sequentially transmit data signals to drive the pixels of the display panel to display.
In the first stage T1, the scan1 is at a low level, the first scan line 271 transmits a scan signal, and the first data line 262 to the last data line 262 along the Y direction in the display panel sequentially transmit a data signal, so as to drive and display the pixels of the row corresponding to the first scan line 271 one by one. In the process of transmitting the scan signal by the first scan line 271, the phase (the first sub-phase T11 and the fourth sub-phase T14 of the first phase T1 are exemplarily shown in fig. 4) in which the data signal is transmitted by the second data line 262, is a process of driving the pixel display in the display region corresponding to the through hole 24 in the display panel. While the phase (the second sub-phase T12 and the third sub-phase T13 of the first phase T1 are exemplarily shown in fig. 4) in which the first data line 261 transmits the data signal does not need to charge the pixel, so the second sub-phase T12 and the third sub-phase T13 of the first phase T1 constitute one sub-period of the first period. In the second sub-phase T12 and the third sub-phase T13 of the first phase T1, the two first data lines 261 are discharged by the discharge unit 25, so that the charges on the two first data lines 261 are discharged, and further the static electricity around the through hole 24 can be discharged, thereby improving the static electricity around the through hole 24 and preventing the through hole 24 from being damaged by the static electricity.
When the second first scan line 271 transmits the scan signal, it corresponds to a second stage (not shown in fig. 4). In the second stage, as in the first stage T1, the first second data line 262 to the last second data line 262 along the Y direction in the display panel sequentially transmit data signals, and the pixels in the row corresponding to the second first scan line 271 are driven and displayed one by one. The stage of the second data line 262 transmitting the data signal is a process of driving the pixels in the display area corresponding to the through hole 24 in the display panel to display. While the phase in which the first data line 261 transmits the data signal does not need to charge the pixel, and thus may constitute another sub-period of the first period. At the stage when the first data lines 261 transmit the data signals, the two first data lines 261 are discharged through the discharge unit 25, so that the static electricity around the through hole 24 can be discharged, the static electricity performance around the through hole 24 is improved, and the damage of the through hole 24 due to the static electricity is prevented.
When the first data line 261 is discharged by the discharge cell 25 during the first period, the degree of discharge is related to the discharge time of the first period and the discharge line formed during the discharge of the discharge cell 25. Each of the first data lines 261 may form a discharge line because the first data line 261 is discharged through the discharge cell 25. I.e., the degree of discharge, is related to the time of the first period and the number of the first data lines 261. The longer the discharge time, the larger the number of the first data lines 261, the larger the discharge degree, and the larger the improvement in the electrostatic property around the through-hole 24.
The discharge time of the first period is related to the driving frequency of the pixels, the number of the first scan lines 271, and the number of the first data lines 261. The larger the driving frequency of the pixels is, the shorter the driving time of each row of pixels is, and the shorter the time that the corresponding first scanning line 271 transmits the scanning signal to drive one row of pixels is, so the driving time of each pixel is shorter, that is, each sub-period in the first period is shorter, and the shorter the discharging time is, the smaller the discharging degree is. Illustratively, in fig. 4, the time of each sub-phase (e.g., the first sub-phase T11, the second sub-phase T12, the third sub-phase T13 and the fourth sub-phase T14) of the first phase T1 becomes shorter, and the time of one sub-period of the first period formed by the second sub-phase T12 and the third sub-phase T13 of the corresponding first phase T1 becomes shorter, so that the discharge time becomes shorter and the discharge degree becomes smaller. Conversely, the smaller the drive frequency of the pixel, the longer the discharge time, and the greater the degree of discharge. And the number of the first scan lines 271 determines the number of the sub-periods in the first period. Therefore, the larger the number of the first scan lines 271, the larger the number of the sub-periods in the first period, the longer the time of the first period, and the longer the discharge time, the larger the degree of discharge. The smaller the number of the first scan lines 271, the smaller the number of the sub-periods in the first period, the shorter the time of the first period, and the shorter the discharge time, the smaller the discharge degree. In addition, as the number of the first data lines 261 increases, the more the sub-periods constituting the first period in the first period T1 increase, and the longer the time of the corresponding sub-period of the first period increases, the longer the discharge time increases, and the greater the degree of discharge. Conversely, the smaller the number of the first data lines 261, the smaller the number of the sub-periods constituting the first period in the first period T1, and the shorter the discharge time, the smaller the discharge degree. Illustratively, when the size of the through hole 24 is fixed, the number of the first scan lines 271 is 100, and each first scan line 271 includes a sub-period of 8 μ s, the time for which the display panel discharges through the first data line 261 in one frame is 800 μ s, and if the driving frequency is 60Hz, the display panel discharges 60 times per second, which effectively discharges the static electricity around the through hole 24, thereby improving the static electricity performance around the through hole 24 and preventing the damage of the through hole 24 due to the static electricity.
In addition, the number of the first data lines 261 determines the number of discharge lines formed during the discharge process. The greater the number of the first data lines 261, the more discharge lines, and the greater the degree of discharge in the same time. Conversely, the smaller the number of the first data lines 261, the fewer the discharge lines, and the smaller the degree of discharge in the same time.
The discharge degree is positively correlated with the discharge time and the line product of the discharge, and therefore, after the size of the through hole 24 is determined, the discharge degree is maximized by appropriately setting the number of the first scan lines 271 and the number of the first data lines 261. Fig. 5 is a schematic diagram of a wiring structure of a first data line and a first scan line according to an embodiment of the present invention. As shown in fig. 5 (the second non-display region 23 is not shown in fig. 5), the first area 215 composed of the first and last scan lines 271 and 271 in the X direction and the first and last first data lines 261 and 261 in the Y direction in the through hole 24 is a square, and the square formed by the first area 215 is an inscribed square of the through hole 24.
It should be noted that fig. 5 is only an example. The first region 215 may also have other shapes, such as a rectangular shape, as long as the discharge is maximized as much as possible.
According to the technical scheme, the discharge unit is arranged in the second non-display area of the display panel, the at least one first data line penetrates through the first non-display area and is electrically connected with the discharge unit, and during the period that the at least one first scanning line transmits scanning signals, the discharge unit releases charges on the at least one first data line, so that no extra device is needed to be added at the periphery of the through hole, the static electricity at the periphery of the through hole can be released on the basis of ensuring a narrow frame at the periphery of the through hole, the static electricity performance at the periphery of the through hole is improved, and damage at the through hole due to the static electricity is prevented.
On the basis of the above technical solution, with reference to fig. 5, as shown in fig. 5, each of the first data lines 261 includes a first routing segment AB, a second routing segment BC, and a third routing segment CD, the first routing segment AB is electrically connected to the third routing segment CD through the second routing segment BC, the first routing segment AB and the third routing segment CD are respectively disposed on two opposite sides of the through hole 24, the second routing segment BC is disposed around the through hole 24, and an extension line of the first routing segment AB passes through the through hole 24. Each first scanning line 271 includes a fourth line segment EF, a fifth line segment FG and a sixth line segment GH, the fourth line segment EF is electrically connected to the sixth line segment GH through the fifth line segment FG, the fourth line segment EF and the sixth line segment GH are respectively disposed on two opposite sides of the through hole 24, the fifth line segment FG is disposed around the through hole 24, and an extension line of the fourth line segment EF passes through the through hole 24. Therefore, each of the first data lines 261 and each of the first scan lines 271 pass through the through holes 24, and a region where each of the first data lines 261 and each of the first scan lines 271 intersect is free of pixels.
On the basis of the above technical solution, fig. 6 is a schematic structural diagram of another display panel provided in an embodiment of the present invention. As shown in fig. 6, the discharge unit 25 includes at least one first transistor T1, and at least one first transistor T1 is in one-to-one correspondence with at least one first data line 261.
The first data line 261 is electrically connected to a first pole of the corresponding first transistor T1, a second pole of the first transistor T1 is electrically connected to a ground terminal on the display panel, and a gate of the first transistor T1 is used for inputting a control signal.
Specifically, the gate of the first transistor T1 inputs a control signal for controlling the turning on or off of the first transistor T1. With reference to fig. 3 and 6, the first transistor T1 may be controlled to be turned on during the first period of time, so that the charges on the first data line 261 are discharged to the ground GND through the first transistor T1, and the first transistor T1 may be controlled to be turned off during driving of the pixel display in the display panel, so that the first data line 261 normally drives the pixel display.
FIG. 7 is a timing diagram of a first phase of the display panel provided in FIG. 6. The first transistor T1 is a P-type transistor, and the driving process of one first scan line is taken as an example for explanation. As shown in fig. 7, en is a timing of the control signal inputted to the gate of the first transistor T1, and other timings are the same as those in fig. 4.
Before the first stage T1, en is high, the first transistor T1 is turned off, the first second scan line 272 transmits a scan signal to the second scan line 272 before the first scan line 271 along the X direction, and the data lines 26 (including the first data line 261 and the second data line 262) sequentially transmit data signals to drive the pixels of the display panel to display.
In the first stage T1, scan1 is low, and fig. 7 exemplarily shows a driving process of four sub-stages. The second data line 262 is not electrically connected to the first transistor T1, so that the turning on and off of the first transistor T1 does not affect the turning on and off of the first transistor T1, and thus the en may be at a high level or a low level in the first sub-phase T11 and the fourth sub-phase T14, and the first transistor T1 may be turned on or off. In fig. 7, it is exemplarily shown that en is at a high level in the first sub-phase T11 and the fourth sub-phase T14, the first transistor T1 is turned off, and the second data line 262 transmits a data signal to drive the display of the pixel in the display region.
In the second sub-phase T12, en is low, the first transistor T1 is turned on, the first data line 261 is electrically connected to the ground GND, and the charges on the first data line 261 are discharged to the ground GND through the first transistor T1, so that the static electricity around the through hole 24 can be discharged, the static electricity around the through hole 24 is improved, and the through hole 24 is prevented from being damaged by the static electricity.
In the third sub-phase T13, en is low, the first transistor T1 is turned on, the first data line 261 is electrically connected to the ground GND, and the charge on the first data line 261 can be released.
It should be noted that, in the driving stages of other first scan lines, the timing en of the control signal input to the gate of the first transistor T1 is the same as the timing of the first stage T1, and is not described herein again.
In addition, in general, the ground GND of the display panel 20 may be a terminal for electrically connecting with a ground of a driving chip (not shown) of the display panel 20. At this time, the ground GND of the display panel 20 is connected to the ground of the driving chip through the internal circuit of the driving chip, and the electron mobility of the devices in the internal circuit of the driving chip is generally relatively high, so that the impact of the excessive current on the first transistor T1 during the discharging process can be avoided.
On the basis of the above technical solutions, fig. 8 is a schematic structural diagram of another display panel provided in an embodiment of the present invention. As shown in fig. 8, the second non-display region 23 is provided with a first control signal terminal 233, a second control signal terminal 234, an odd test terminal 231, an even test terminal 232, and a plurality of second transistors T2, a first pole of each second transistor T2 is electrically connected to one data line 26, a second pole of a second transistor T2 electrically connected to the odd column data line 26 is electrically connected to the odd test terminal 231, a second pole of a second transistor T2 electrically connected to the even column data line 26 is electrically connected to the even test terminal 232, a gate of a second transistor T2 electrically connected to the first data line 261 is electrically connected to the first control signal terminal 233, and a gate of a second transistor T2 electrically connected to the second data line 262 is electrically connected to the second control signal terminal 234. The odd test terminal 231 and the even test terminal 232 are electrically connected to a ground GND of the display panel, and the first control signal terminal 233, the second control signal terminal 234, the odd test terminal 231, the even test terminal 232, and the second transistor T2 constitute the discharge cell 25.
Specifically, the second non-display 23 of the display panel 20 further includes an odd-even test circuit, a first test terminal 235, a second test terminal 236, a third test terminal 237, and a fourth test terminal 238 for testing whether the display panel 20 can be normally lit. The first test terminal 235 is electrically connected to a second pole of the second transistor T2 electrically connected to the odd column data line 26, the second test terminal 236 is electrically connected to a second pole of the second transistor T2 electrically connected to the even column data line 26, the third test terminal 237 is electrically connected to a gate of the second transistor T2 electrically connected to the first data line 261, and the fourth test terminal 238 is electrically connected to a gate of the second transistor T2 electrically connected to the second data line 262. During the test, the third test terminal 237 and the fourth test terminal 238 output the same control signal to control all the second transistors T2 to be turned on, the first test terminal 235 inputs the first level and the second level alternately, the second test terminal 236 inputs the second level and the first level alternately, and the signals input by the first test terminal 235 and the second test terminal 236 are different, so that the odd-column pixels corresponding to the odd-column data lines 26 and the even-column pixels corresponding to the even-column data lines 26 emit light or black alternately, thereby detecting whether the display panel can be normally lit.
After the test is completed, the first test terminal 235, the second test terminal 236, the third test terminal 237, and the fourth test terminal 238 stop inputting signals. At this time, the display panel 20 needs to bind a driving chip (not shown in fig. 8) to enable the display panel 20 to display normally, and static electricity around the through hole 24 needs to be discharged. That is, the driving chip starts to supply signals to the first control signal terminal 233, the second control signal terminal 234 and the ground terminal GND of the display panel 20. The second control signal terminal 234 controls the second transistor T2 electrically connected thereto to be turned off, so that the pixel electrically connected to the second data line 262 displays normally, and the first control signal terminal 233 controls the second transistor T2 electrically connected thereto to be turned on in the first period of time, so that the first data line 261 can be electrically connected to the odd test terminal 231 and the even test terminal 232 through the second transistor T2, and further electrically connected to the ground GND of the display panel 20 through the odd test terminal 231 and the even test terminal 232, and static electricity around the through hole 24 can be discharged, thereby improving static electricity performance around the through hole 24 and preventing damage to the through hole 24 due to static electricity. Therefore, by controlling on/off of the second transistor T2 electrically connected to the first data line 261, static electricity around the through hole 24 can be discharged, static electricity performance around the through hole 24 is improved, and damage due to static electricity at the through hole 24 is prevented.
In addition, the gate of the second transistor T2 is electrically connected 230 to the first control signal terminal 233 and the second control signal terminal 234 via a first control line 239 and a second control line, respectively. Specifically, the gate of the second transistor T2 electrically connected to the first data line 261 is electrically connected to the first control signal terminal 233 through the first control line 239, and the first control signal terminal 233 supplies the first control signal to the second transistor T2 through the first control line 239. The gate of the second transistor T2 electrically connected to the second data line 262 is electrically connected to the second control signal terminal 234 through the second control line 230, and the second control signal terminal 234 provides the second control signal to the second transistor T2 through the second control line 230.
It should be noted that the driving chip provides signals to the display panel 20 after the test process is finished, so the ground GND of the display panel 20 is connected to the ground of the driving chip through the internal circuit of the driving chip after the test process is finished, and the odd test terminal 231 and the even test terminal 232 are grounded.
Fig. 9 is a schematic structural diagram of another display panel according to an embodiment of the present invention. As shown in fig. 9, the second non-display region 23 is provided with a first control signal terminal 233, a second control signal terminal 234, an odd test terminal 231, an even test terminal 232, and a plurality of second transistors T2, a first pole of each second transistor T2 is electrically connected to the corresponding data line 26, a second pole of the second transistor T2 electrically connected to the odd column data line 26 is electrically connected to the odd test terminal 231, a second pole of the second transistor T2 electrically connected to the even column data line 26 is electrically connected to the even test terminal 232, a gate of the second transistor T2 electrically connected to the first data line 261 is electrically connected to the first control signal terminal 233, a gate of the second transistor T2 electrically connected to the second data line 262 is electrically connected to the second control signal terminal 234, and the odd test terminal 231 and the even test terminal 232 are used for inputting a ground signal. The first control signal terminal 233, the second control signal terminal 234, the odd test terminal 231, the even test terminal 232, and the second transistor T2 electrically connected to the first data line 261 constitute the discharge unit 25.
Specifically, the display panel 20 of fig. 9 is different from the display panel 20 of fig. 8 in that the odd test terminal 231 and the even test terminal 232 directly input a ground signal after the test process of the odd-even test circuit is finished. The driver chip 30 includes two output terminals 31 electrically connected to the odd test terminal 231 and the even test terminal 232, respectively, and can be used to provide ground signals to the odd test terminal 231 and the even test terminal 232 after the test process is finished. The driving chip 30 further provides signals to the first and second control signal terminals 233 and 234, such that the second control signal terminal 234 controls the second transistor T2 electrically connected thereto to be turned off, such that the pixel electrically connected to the second data line 262 displays normally, and the first control signal terminal 233 controls the second transistor T2 electrically connected thereto to be turned on in the first period of time, such that the first data line 261 can be electrically connected to the odd test terminal 231 and the even test terminal 232 through the second transistor T2, such that the input of the ground signal to the first data line 261 is realized through the odd test terminal 231 and the even test terminal 232, such that the charge on the first data line 261 is discharged, the electrostatic performance around the through hole 24 is improved, and damage to the through hole 24 due to static electricity is prevented.
In addition, the output terminal 31 of the driving chip 30 directly provides the ground signals for the odd testing terminal 231 and the even testing terminal 232, so that the charges can be prevented from passing through the internal circuit of the driving chip 30 during the discharging process, and when the internal circuit of the driving chip 30 fails, the discharging process of the display panel 20 is not affected, thereby improving the reliability of the discharging process.
An embodiment of the present invention further provides a display device, and fig. 10 is a schematic structural diagram of the display device according to the embodiment of the present invention. As shown in fig. 10, the display device 200 includes a display panel 210 according to any embodiment of the present invention. The display panel 210 is provided with a through hole 220, and static electricity around the through hole 220 is discharged by a discharge unit provided in the display panel 210.
The embodiment of the invention also provides a driving method of the display panel, which is used for driving the display panel provided by any embodiment of the invention. Fig. 11 is a flowchart of a driving method of a display panel according to an embodiment of the invention.
The display panel includes a display area, a first non-display area, and a second non-display area. The first non-display area is provided with a through hole which penetrates through the display panel, the display panel is further provided with a discharge unit, a plurality of data lines and a plurality of scanning lines, and the discharge unit is arranged in the second non-display area. The data lines include at least one first data line and a plurality of second data lines, the at least one first data line passes through the first non-display area and is electrically connected with the discharge cells, the plurality of scan lines include at least one first scan line and a plurality of second scan lines, and the at least one first scan line passes through the first non-display area.
As shown in fig. 11, the driving method includes:
s310, outputting the scanning signals to the scanning lines one by one.
S320, during the period of outputting the scan signal to the at least one first scan line, the discharge unit discharges the charges on the at least one first data line.
Specifically, during the period of outputting the scan signal to the first scan line, the first data line does not have a task of charging the pixel during the time when the first data line outputs the data signal. The first data line is electrically connected with the discharge unit, so that the first data line can be discharged through the discharge unit in a first time period, no extra device is needed to be added at the periphery of the through hole, and on the basis of ensuring a narrow frame at the periphery of the through hole, static electricity at the periphery of the through hole 24 can be released, the static electricity performance at the periphery of the through hole is improved, and damage to the through hole due to the static electricity is prevented.
According to the embodiment of the technical scheme, the discharge unit releases charges on at least one first data line during the period of outputting the scanning signals to at least one first scanning line, so that static electricity around the through hole can be released on the basis of ensuring a narrow frame around the through hole without additionally adding devices around the through hole, the static electricity performance around the through hole is improved, and damage to the through hole due to the static electricity is prevented.
On the basis of the technical scheme, the discharge unit on the display panel comprises at least one first transistor, and the at least one first transistor corresponds to the at least one first data line one to one. The first data line is electrically connected with the first pole of the corresponding first transistor, and the second pole of the first transistor is electrically connected with the ground terminal on the display panel.
The step S320 of the driving method may include:
and during the period of outputting the scanning signal to at least one first scanning line, inputting a control signal to the control end of the first transistor to enable the first transistor to be conducted.
When the first transistor is conducted, the first data line is electrically connected with the ground end of the display panel, so that the first data line can realize charge release through the ground end of the display panel, static electricity around the through hole can be released, the static electricity performance around the through hole is improved, and damage to the through hole due to the static electricity is prevented.
Or, a first control signal terminal, a second control signal terminal, an odd test terminal, an even test terminal and a plurality of second transistors are arranged in a second non-display area on the display panel, a first pole of each second transistor is electrically connected with one data line, a second pole of each second transistor electrically connected with the data line of the odd column is electrically connected with the odd test terminal, a second pole of each second transistor electrically connected with the data line of the even column is electrically connected with the even test terminal, a grid electrode of each second transistor electrically connected with the first data line is electrically connected with the first control signal terminal, a grid electrode of each second transistor electrically connected with the second data line is electrically connected with the second control signal terminal, and the odd test terminal and the even test terminal are electrically connected with a ground terminal of the display panel. The first control signal terminal, the second control signal terminal, the odd test terminal, the even test terminal, and the second transistor electrically connected to the first data line constitute a discharge unit.
The step S320 of the driving method may include:
and during the period of outputting the scanning signal to at least one first scanning line, inputting a control signal to a control end of a second transistor electrically connected with the first data line to enable the second transistor electrically connected with the first data line to be conducted.
The first data line is electrically connected to the odd test terminal and the even test terminal by controlling the conduction of the second transistor electrically connected to the first data line. The odd test terminal and the even test terminal are electrically connected with the ground end of the display panel, so that the charge on the first data line is released through the ground end of the display panel, the static electricity around the through hole can be released, the static electricity performance around the through hole is improved, and the through hole is prevented from being damaged due to the static electricity.
Or, a second non-display area on the display panel is provided with a first control signal terminal, a second control signal terminal, an odd test terminal, an even test terminal and a plurality of second transistors, a first pole of each second transistor is electrically connected with one data line, a second pole of the second transistor electrically connected with the data line of the odd column is electrically connected with the odd test terminal, a second pole of the second transistor electrically connected with the data line of the even column is electrically connected with the even test terminal, a grid electrode of the second transistor electrically connected with the first data line is electrically connected with the first control signal terminal, a grid electrode of the second transistor electrically connected with the second data line is electrically connected with the second control signal terminal, and the odd test terminal and the even test terminal are used for inputting a ground signal. The first control signal terminal, the second control signal terminal, the odd test terminal, the even test terminal, and the second transistor electrically connected to the first data line constitute a discharge unit.
Fig. 12 is a flowchart of another driving method of a display panel according to an embodiment of the invention. As shown in fig. 12, step S320 of the driving method may include:
s321, during the period of outputting the scan signal to at least one first scan line, inputting a control signal to a control terminal of a second transistor electrically connected to the first data line, so as to turn on the second transistor electrically connected to the first data line.
The first data line is electrically connected to the odd test terminal and the even test terminal by controlling the conduction of the second transistor electrically connected to the first data line.
And S322, providing a ground signal to the odd test terminal and the even test terminal.
The ground signal is input to the first data line by providing the ground signal to the odd test terminal and the even test terminal, so that the charge of the first data line is released, the static electricity around the through hole can be released, the static electricity performance around the through hole is improved, and the through hole is prevented from being damaged due to the static electricity.
It is to be noted that the foregoing is only illustrative of the preferred embodiments of the present invention and the technical principles employed. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.

Claims (11)

1. A display panel is characterized by comprising a display area, a first non-display area and a second non-display area; the display area surrounds the first non-display area; the first non-display area is provided with a through hole which penetrates through the display panel;
the display panel is also provided with a discharge unit, a plurality of data lines and a plurality of scanning lines, and the discharge unit is arranged in the second non-display area;
the data lines include at least one first data line and a plurality of second data lines; the at least one first data line penetrates through the first non-display area and is electrically connected with the discharge unit;
the plurality of scanning lines comprise at least one first scanning line and a plurality of second scanning lines, and the at least one first scanning line penetrates through the first non-display area; the discharge unit discharges the charge on the at least one first data line during transmission of a scan signal by the at least one first scan line.
2. The display panel according to claim 1,
the discharge unit comprises at least one first transistor, and the at least one first transistor corresponds to the at least one first data line one to one;
the first data line is electrically connected with a first pole of the corresponding first transistor, a second pole of the first transistor is electrically connected with a ground terminal on the display panel, and a grid electrode of the first transistor is used for inputting a control signal.
3. The display panel according to claim 1,
each first data line comprises a first routing segment, a second routing segment and a third routing segment, and the first routing segment is electrically connected with the third routing segment through the second routing segment;
the first routing segment and the third routing segment are respectively arranged on two opposite sides of the through hole, and the second routing segment is arranged around the through hole;
the extension line of the first wire segment passes through the through hole;
each first scanning line comprises a fourth routing segment, a fifth routing segment and a sixth routing segment, and the fourth routing segment is electrically connected with the sixth routing segment through the fifth routing segment;
the fourth wiring section and the sixth wiring section are respectively arranged on two opposite sides of the through hole, and the fifth wiring section is arranged around the through hole;
and the extension line of the fourth wire segment passes through the through hole.
4. The display panel according to claim 1, wherein the second non-display region is provided with a first control signal terminal, a second control signal terminal, an odd test terminal, an even test terminal, and a plurality of second transistors, a first pole of each of the second transistors is electrically connected to one of the data lines, a second pole of a second transistor electrically connected to an odd column of the data lines is electrically connected to the odd test terminal, and a second pole of a second transistor electrically connected to an even column of the data lines is electrically connected to the even test terminal; a gate electrode of a second transistor electrically connected to the first data line is electrically connected to the first control signal terminal, and a gate electrode of the second transistor electrically connected to the second data line is electrically connected to the second control signal terminal;
the odd test terminal and the even test terminal are electrically connected with the ground end of the display panel; the first control signal terminal, the second control signal terminal, the odd test terminal, the even test terminal, and the second transistor electrically connected to the first data line constitute the discharge unit.
5. The display panel according to claim 1, wherein the second non-display region is provided with a first control signal terminal, a second control signal terminal, an odd test terminal, an even test terminal, and a plurality of second transistors, a first pole of each of the second transistors is electrically connected to the corresponding data line, a second pole of a second transistor electrically connected to the data line of an odd column is electrically connected to the odd test terminal, and a second pole of a second transistor electrically connected to the data line of an even column is electrically connected to the even test terminal; a gate electrode of a second transistor electrically connected to the first data line is electrically connected to the first control signal terminal, and a gate electrode of the second transistor electrically connected to the second data line is electrically connected to the second control signal terminal;
the odd test terminal and the even test terminal are used for inputting a ground signal;
the first control signal terminal, the second control signal terminal, the odd test terminal, the even test terminal, and the second transistor electrically connected to the first data line constitute the discharge unit.
6. The display panel according to claim 4 or 5, wherein the first control signal terminal is electrically connected to a first control line, and wherein the second control signal terminal is electrically connected to a second control signal line.
7. A display device comprising the display panel according to any one of claims 1 to 6.
8. A driving method of a display panel, wherein the display panel comprises a display area, a first non-display area and a second non-display area; the first non-display area is provided with a through hole which penetrates through the display panel; the display panel is also provided with a discharge unit, a plurality of data lines and a plurality of scanning lines, and the discharge unit is arranged in the second non-display area; the data lines include at least one first data line and a plurality of second data lines; the at least one first data line penetrates through the first non-display area and is electrically connected with the discharge unit; the plurality of scanning lines comprise at least one first scanning line and a plurality of second scanning lines, and the at least one first scanning line penetrates through the first non-display area;
the driving method includes:
outputting scanning signals to the scanning lines one by one;
the discharge unit discharges the charge on the at least one first data line during the output of the scan signal to the at least one first scan line.
9. The method for driving a display panel according to claim 8, wherein the discharge unit includes at least one first transistor, the at least one first transistor corresponding to the at least one first data line one to one; the first data line is electrically connected with a first pole of the corresponding first transistor, and a second pole of the first transistor is electrically connected with a ground terminal on the display panel;
the discharging unit discharging the charge on the at least one first data line during the outputting of the scan signal to the at least one first scan line includes:
and during the period of outputting the scanning signal to the at least one first scanning line, inputting a control signal to the control end of the first transistor to enable the first transistor to be conducted.
10. The method for driving a display panel according to claim 8, wherein the second non-display region is provided with a first control signal terminal, a second control signal terminal, an odd test terminal, an even test terminal, and a plurality of second transistors, a first pole of each of the second transistors is electrically connected to one of the data lines, a second pole of a second transistor electrically connected to the data line of an odd column is electrically connected to the odd test terminal, and a second pole of a second transistor electrically connected to the data line of an even column is electrically connected to the even test terminal; a gate electrode of a second transistor electrically connected to the first data line is electrically connected to the first control signal terminal, and a gate electrode of the second transistor electrically connected to the second data line is electrically connected to the second control signal terminal;
the odd test terminal and the even test terminal are electrically connected with the ground end of the display panel; the first control signal terminal, the second control signal terminal, the odd test terminal, the even test terminal, and the second transistor electrically connected to the first data line constitute the discharge unit;
the discharging unit discharging the charge on the at least one first data line during the outputting of the scan signal to the at least one first scan line includes:
and during the period of outputting the scanning signal to the at least one first scanning line, inputting a control signal to a control end of the second transistor electrically connected with the first data line to enable the second transistor electrically connected with the first data line to be conducted.
11. The method for driving a display panel according to claim 8, wherein the second non-display region is provided with a first control signal terminal, a second control signal terminal, an odd test terminal, an even test terminal, and a plurality of second transistors, a first pole of each of the second transistors is electrically connected to the corresponding data line, a second pole of a second transistor electrically connected to the data line of an odd column is electrically connected to the odd test terminal, and a second pole of a second transistor electrically connected to the data line of an even column is electrically connected to the even test terminal; a gate electrode of a second transistor electrically connected to the first data line is electrically connected to the first control signal terminal, and a gate electrode of the second transistor electrically connected to the second data line is electrically connected to the second control signal terminal;
the odd test terminal and the even test terminal are used for inputting a ground signal;
the first control signal terminal, the second control signal terminal, the odd test terminal, the even test terminal, and the second transistor electrically connected to the first data line constitute the discharge unit;
the discharging unit discharging the charge on the at least one first data line during the outputting of the scan signal to the at least one first scan line includes:
inputting a control signal to a control terminal of the second transistor electrically connected to the first data line during a period in which a scan signal is output to the at least one first scan line, so that the second transistor electrically connected to the first data line is turned on;
providing a ground signal to the odd test terminal and the even test terminal.
CN201811604198.9A 2018-12-26 2018-12-26 Display panel, driving method of display panel and display device Active CN109448627B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811604198.9A CN109448627B (en) 2018-12-26 2018-12-26 Display panel, driving method of display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811604198.9A CN109448627B (en) 2018-12-26 2018-12-26 Display panel, driving method of display panel and display device

Publications (2)

Publication Number Publication Date
CN109448627A CN109448627A (en) 2019-03-08
CN109448627B true CN109448627B (en) 2021-07-20

Family

ID=65538158

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811604198.9A Active CN109448627B (en) 2018-12-26 2018-12-26 Display panel, driving method of display panel and display device

Country Status (1)

Country Link
CN (1) CN109448627B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110085118B (en) * 2019-04-28 2021-03-02 上海天马有机发光显示技术有限公司 Display panel and display device comprising same
TWI690914B (en) * 2019-05-17 2020-04-11 友達光電股份有限公司 Pixel array substrate
CN110211538A (en) * 2019-05-21 2019-09-06 武汉华星光电半导体显示技术有限公司 OLED display panel and electronic equipment
CN210429262U (en) * 2019-10-10 2020-04-28 北京京东方显示技术有限公司 Display panel driving circuit, display panel and display device
CN111123153B (en) * 2020-01-02 2022-02-18 厦门天马微电子有限公司 Display panel, VT (Voltage variation) test method thereof and display device
CN112967649B (en) * 2021-02-26 2022-09-23 昆山国显光电有限公司 Display panel and electronic device
CN118280288A (en) * 2022-12-29 2024-07-02 上海和辉光电股份有限公司 Display panel, start-up driving method thereof and display device

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9459498B2 (en) * 2004-12-27 2016-10-04 Seiko Epson Corporation Liquid crystal display device having first seal member and second seal member being directly connected to junction portions
CN106504696A (en) * 2016-12-29 2017-03-15 上海天马有机发光显示技术有限公司 Display floater and the display device comprising which
CN107561752A (en) * 2017-09-28 2018-01-09 上海天马微电子有限公司 Array substrate, driving method thereof and display panel
CN107680995A (en) * 2017-11-02 2018-02-09 武汉天马微电子有限公司 Display panel and display device
CN107993579A (en) * 2017-11-29 2018-05-04 武汉天马微电子有限公司 Display panel, driving method thereof and display device
CN108417605A (en) * 2018-02-27 2018-08-17 上海天马微电子有限公司 Display panel and display device
CN108449450A (en) * 2018-03-26 2018-08-24 广东欧珀移动通信有限公司 Display screen component and electronic device
CN108732841A (en) * 2018-05-31 2018-11-02 厦门天马微电子有限公司 A kind of display panel and preparation method thereof, display device
CN108873512A (en) * 2018-06-06 2018-11-23 厦门天马微电子有限公司 Display panel and display device
CN108873515A (en) * 2018-06-19 2018-11-23 厦门天马微电子有限公司 Display panel and display device
CN108873518A (en) * 2018-06-26 2018-11-23 厦门天马微电子有限公司 Display panel and display device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102219516B1 (en) * 2014-04-10 2021-02-25 삼성디스플레이 주식회사 Display substrate

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9459498B2 (en) * 2004-12-27 2016-10-04 Seiko Epson Corporation Liquid crystal display device having first seal member and second seal member being directly connected to junction portions
CN106504696A (en) * 2016-12-29 2017-03-15 上海天马有机发光显示技术有限公司 Display floater and the display device comprising which
CN107561752A (en) * 2017-09-28 2018-01-09 上海天马微电子有限公司 Array substrate, driving method thereof and display panel
CN107680995A (en) * 2017-11-02 2018-02-09 武汉天马微电子有限公司 Display panel and display device
CN107993579A (en) * 2017-11-29 2018-05-04 武汉天马微电子有限公司 Display panel, driving method thereof and display device
CN108417605A (en) * 2018-02-27 2018-08-17 上海天马微电子有限公司 Display panel and display device
CN108449450A (en) * 2018-03-26 2018-08-24 广东欧珀移动通信有限公司 Display screen component and electronic device
CN108732841A (en) * 2018-05-31 2018-11-02 厦门天马微电子有限公司 A kind of display panel and preparation method thereof, display device
CN108873512A (en) * 2018-06-06 2018-11-23 厦门天马微电子有限公司 Display panel and display device
CN108873515A (en) * 2018-06-19 2018-11-23 厦门天马微电子有限公司 Display panel and display device
CN108873518A (en) * 2018-06-26 2018-11-23 厦门天马微电子有限公司 Display panel and display device

Also Published As

Publication number Publication date
CN109448627A (en) 2019-03-08

Similar Documents

Publication Publication Date Title
CN109448627B (en) Display panel, driving method of display panel and display device
US11296125B2 (en) Array substrate and display panel
CN109754753B (en) Display panel and display device
US12014672B2 (en) Light-emitting diode display panel and light-emitting diode display device
CN106847085B (en) Display device
CN111613183B (en) Display panel, driving method of display panel and display device
CN112017574B (en) Gate driver and repair method thereof
US11929031B2 (en) Display substrate comprising pixel electrode disposed in same layer as transparent conductive electrode, and detection method therefor, and display apparatus
CN104898888A (en) In cell touch display screen, driving method thereof and display device
CN109859674A (en) Array substrate, its driving method, display panel and display device
US9437130B2 (en) Display panel and method for manufacturing the same
CN102789755A (en) Display panel
CN102117604B (en) Liquid crystal display device
CN113284443B (en) Display panel, test method thereof and display device
CN105139797A (en) Special-shaped display panel and display device
CN105489613A (en) Array substrate and fabrication method thereof, detection method and display device
CN110827728B (en) Display panel and display device
CN104882451A (en) Array substrate and manufacturing method thereof, display panel and display apparatus
US10690951B2 (en) Display panel, display device and driving method of display panel
CN109983528B (en) Shift register circuit, driving circuit, display device and driving method
US9261742B2 (en) Display substrate, mother substrate for manufacturing the same and method of manufacturing the display substrate
CN114333580B (en) Display panel and display device
CN113823216A (en) Display device, driving chip and electronic equipment
CN111445878A (en) Display panel and display device
CN114283689B (en) Display module and driving method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant