CN109243350B - Signal measuring circuit and measuring method thereof - Google Patents
Signal measuring circuit and measuring method thereof Download PDFInfo
- Publication number
- CN109243350B CN109243350B CN201811332362.5A CN201811332362A CN109243350B CN 109243350 B CN109243350 B CN 109243350B CN 201811332362 A CN201811332362 A CN 201811332362A CN 109243350 B CN109243350 B CN 109243350B
- Authority
- CN
- China
- Prior art keywords
- switch
- terminal
- electrically coupled
- node
- electrically
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/0084—Arrangements for measuring currents or voltages or for indicating presence or sign thereof measuring voltage only
Abstract
The application provides a measurement signal circuit and a measurement method thereof, wherein the measurement signal circuit comprises: a first switch, a control terminal of which electrically receives a first voltage signal, a first terminal of which is electrically coupled to a first node, and a second terminal of which is electrically coupled to a second node; a second switch, a control terminal of the second switch electrically receiving the first voltage signal, a first terminal of the second switch electrically coupled to a third node, and a second terminal of the second switch electrically coupled to the second node; and a third switch, a control terminal of the third switch being electrically coupled to a fourth node, a first terminal of the third switch being electrically coupled to the second node, and a second terminal of the third switch being electrically coupled to a pad.
Description
Technical Field
The present disclosure relates to display technologies, and more particularly, to a signal measurement circuit and a measurement method thereof.
Background
A Liquid Crystal Display (LCD) is a flat panel Display device that displays images by using the characteristics of Liquid Crystal materials, and has advantages of being light and thin, low in driving voltage, low in power consumption, and the like compared to other Display devices.
And a gate driving circuit, a source driving circuit, and a pixel array are generally provided in the liquid crystal display device. The pixel array is provided with a plurality of pixel circuits, and each pixel circuit is turned on and off according to a scanning signal provided by the grid driving circuit and displays a data picture according to a data signal provided by the source driving circuit.
Thin Film Transistor Liquid Crystal displays (TFT-LCDs) are one of the major types of flat panel displays, and have become important Display platforms in modern information technology and video products. The main driving principle of the TFT-LCD is that a system main board connects a compression signal, a control signal and a power supply of red/green/blue pixels with a connector on a printed circuit board through wires, Data is processed by a Timing Controller (TCON) Chip on the printed circuit board, and then is connected with a display area through a Source-Chip on Film (S-COF) and a Gate-Chip on Film (G-COF) by the printed circuit board, and voltage is transmitted through Data lines and Scan lines on column substrates, so that the display panel realizes a display function.
Because there are certain capacitances and resistances in the traces on the column substrates, signals are distorted after transmission through the Data lines and Scan lines. In the development and subsequent analysis processes of products, voltage signals attenuated by Data lines (Data lines) and Scan lines (Scan lines) on -column substrates need to be measured frequently, and in practical application, the tail ends of the Data lines (Data lines) and the Scan lines (Scan lines) are located at the edge of glass and can be measured only after glass breaking, so that the method needs a long time, the products are damaged after glass breaking, waste is caused, liquid crystals are volatilized due to breaking, and health is not facilitated after human body inhales.
Therefore, the present invention is directed to a measurement signal circuit and a measurement method thereof, so as to further optimize the above mentioned problems.
Disclosure of Invention
In order to solve the above-mentioned problems, an object of the present invention is to provide a measurement signal circuit, comprising: a first switch, a control terminal of which electrically receives a first voltage signal, a first terminal of which is electrically coupled to a first node, and a second terminal of which is electrically coupled to a second node; a second switch, a control terminal of the second switch electrically receiving the first voltage signal, a first terminal of the second switch electrically coupled to a third node, and a second terminal of the second switch electrically coupled to the second node; and a third switch, a control terminal of the third switch being electrically coupled to a fourth node, a first terminal of the third switch being electrically coupled to the second node, and a second terminal of the third switch being electrically coupled to a pad.
Another object of the present application is a measurement signal circuit, comprising: a first switch, a control terminal of which electrically receives a first voltage signal, a first terminal of which is electrically coupled to a first node, and a second terminal of which is electrically coupled to a second node; a second switch, a control terminal of the second switch electrically receiving the first voltage signal, a first terminal of the second switch electrically coupled to a third node, and a second terminal of the second switch electrically coupled to the second node; a third switch, a control terminal of the third switch being electrically coupled to a fourth node, a first terminal of the third switch being electrically coupled to the second node, and a second terminal of the third switch being electrically coupled to a pad; a fourth switch, a control terminal of the fourth switch being electrically coupled to the fourth node, a first terminal of the fourth switch being electrically coupled to a data line, and a second terminal of the fourth switch being electrically coupled to the first node; a fifth switch, a control terminal of the fifth switch being electrically coupled to the fourth node, a first terminal of the fifth switch being electrically coupled to a scan line, and a second terminal of the fifth switch being electrically coupled to the third node; one end of the first resistance unit is electrically connected with the first voltage signal, and the other end of the first resistance unit is electrically connected with the ground; one end of the second resistance unit is electrically coupled with the fourth node, and the other end of the second resistance unit is electrically grounded; if the first resistance unit does not receive the first voltage signal, the first resistance unit provides a low-potential signal for the gate control signals of the first switch and the second switch.
Another objective of the present application is a measurement method of a measurement signal circuit, comprising: providing a first switch, wherein a control terminal of the first switch electrically receives a first voltage signal, a first terminal of the first switch is electrically coupled to a first node, and a second terminal of the first switch is electrically coupled to a second node; providing a second switch, wherein a control terminal of the second switch electrically receives the first voltage signal, a first terminal of the second switch is electrically coupled to a third node, and a second terminal of the second switch is electrically coupled to the second node; providing a third switch, wherein a control terminal of the third switch is electrically coupled to a fourth node, a first terminal of the third switch is electrically coupled to the second node, and a second terminal of the third switch is electrically coupled to a pad; providing a fourth switch, wherein a control terminal of the fourth switch is electrically coupled to the fourth node, a first terminal of the fourth switch is electrically coupled to a data line, and a second terminal of the fourth switch is electrically coupled to the first node; providing a fifth switch, wherein a control terminal of the fifth switch is electrically coupled to the fourth node, a first terminal of the fifth switch is electrically coupled to a scan line, and a second terminal of the fifth switch is electrically coupled to the third node; providing a trigger, wherein a first terminal of the trigger electrically receives a second voltage signal, a second terminal of the trigger electrically receives a frequency input signal, and a third terminal of the trigger is electrically coupled to the fourth node; providing a first resistance unit, wherein one end of the first resistance unit is electrically connected with the first voltage signal, and the other end of the first resistance unit is electrically connected with the ground; providing a second resistance unit, wherein one end of the second resistance unit is electrically coupled to the fourth node, and the other end of the second resistance unit is electrically grounded; measuring waveform signals of a data line through the connection of the pad and the data line; and measuring the waveform signal of the scanning line through the connection of the gasket and the scanning line; if the first resistance unit does not receive the first voltage signal, the first resistance unit provides a low-potential signal for the gate control signals of the first switch and the second switch.
The purpose of the application and the technical problem to be solved are realized by adopting the following technical scheme.
In an embodiment of the present application, the apparatus further includes a fourth switch, a control terminal of the fourth switch is electrically coupled to the fourth node, a first terminal of the fourth switch is electrically coupled to a data line, and a second terminal of the fourth switch is electrically coupled to the first node.
In an embodiment of the present application, the display device further includes a fifth switch, a control terminal of the fifth switch is electrically coupled to the fourth node, a first terminal of the fifth switch is electrically coupled to a scan line, and a second terminal of the fifth switch is electrically coupled to the third node.
In an embodiment of the present application, the apparatus further includes a flip-flop, a first terminal of the flip-flop electrically receives a second voltage signal, a second terminal of the flip-flop electrically receives a clock input signal, and a third terminal of the flip-flop is electrically coupled to the fourth node.
In an embodiment of the present application, the voltage regulator further includes a first resistor unit, one end of the first resistor unit electrically receives the first voltage signal, and the other end of the first resistor unit is electrically grounded.
In an embodiment of the present invention, the device further includes a second resistor unit, one end of the second resistor unit is electrically coupled to the fourth node, and the other end of the second resistor unit is electrically grounded.
In an embodiment of the present invention, the measuring method, connected to a data line through the pad, includes: transmitting a signal to the flip-flop so that the gate control signals of the third switch, the fourth switch and the fifth switch are a high-level signal, thereby turning on the third switch, the fourth switch and the fifth switch; by the blocking of the first resistance unit, the grid control signals of the first switch and the second switch are high-potential signals, so that the first switch is turned on and the second switch is turned off; and measuring the waveform signal of the data line through the pad.
In an embodiment of the present invention, the measuring method, through connection of the pad and a scan line, measures a waveform signal of the scan line, including: cutting off the first voltage signal electrically received by the first resistance unit by using laser, so that grid control signals of the first switch and the second switch are low-potential signals, and the first switch is turned off and the second switch is turned on; and measuring the waveform signal of the scanning line through the gasket.
The application provides a circuit and a measuring method which do not influence the performance of products, can measure required signals quickly when needed, do not increase extra equipment cost, and eliminate damage to human bodies in the glass sheet splitting process.
Drawings
FIG. 1 is a schematic diagram of an exemplary LCD.
FIG. 2 is a schematic diagram of a measurement signal circuit according to an embodiment of the present application.
Fig. 3 is a flowchart illustrating a method for measuring a signal circuit according to an embodiment of the present disclosure.
Detailed Description
The following description of the various embodiments refers to the accompanying drawings, which illustrate specific embodiments that can be used to practice the present application. In the present application, directional terms such as "up", "down", "front", "back", "left", "right", "inner", "outer", "side", and the like are merely referring to the directions of the attached drawings. Accordingly, the directional terminology is used for purposes of illustration and understanding, and is in no way limiting.
The drawings and description are to be regarded as illustrative in nature, and not as restrictive. In the drawings, elements having similar structures are denoted by the same reference numerals. In addition, the size and thickness of each component shown in the drawings are arbitrarily illustrated for understanding and ease of description, but the present application is not limited thereto.
In the drawings, the thickness of layers, films, panels, regions, etc. are exaggerated for clarity. In the drawings, the thickness of some layers and regions are exaggerated for understanding and convenience of description. It will be understood that when an element such as a layer, film, region or substrate is referred to as being "on" another element, it can be directly on the other element or intervening elements may also be present.
In addition, in the description, unless explicitly described to the contrary, the word "comprise" will be understood to mean that the recited components are included, but not to exclude any other components. Further, in the specification, "on.
Certain terms are used throughout the description and claims to refer to particular components. As one skilled in the art will appreciate, manufacturers may refer to a component by different names. In the present specification and claims, a difference in name is not used as a means for distinguishing between components, but a difference in function of a component is used as a reference for distinguishing between components. In the following description and in the claims, the terms "include" and "comprise" are used in an open-ended fashion, and thus should be interpreted to mean "include, but not limited to. Furthermore, the term "coupled" is used herein to encompass any direct or indirect electrical connection. Thus, if a first device is electrically connected to a second device, that connection may be through a direct connection, or through an indirect connection via other devices and connections.
To further illustrate the technical means and effects adopted by the present application to achieve the predetermined object, the following detailed description is provided with reference to the accompanying drawings and specific embodiments for a signal measurement circuit and a measurement method thereof according to the present application, and specific embodiments, structures, features and effects thereof are described below.
Fig. 1 is a schematic diagram of an exemplary liquid crystal display, and referring to fig. 1, an exemplary liquid crystal display 10 includes a color filter substrate 100, an array substrate 110, a gate thin film driver chip 120, a source thin film driver chip 130, and a printed circuit board 150; a plurality of scan lines 122 and a plurality of data lines 132 are disposed on the array substrate 110; the scan line 122 is electrically coupled to the gate thin film driving chip 120; the data line 132 is electrically coupled to the source thin film driver chip 130.
Fig. 2 is a schematic diagram of a measurement signal circuit according to an embodiment of the present application, please refer to fig. 2, in an embodiment of the present application, a measurement signal circuit 20 includes: a first switch T10, a control terminal 101a of the first switch T10 electrically receives a first voltage signal VDD1, a first terminal 101b of the first switch T10 is electrically coupled to a first node P1(n), and a second terminal 101c of the first switch T10 is electrically coupled to a second node P2 (n); a second switch T20, a control terminal 201a of the second switch T20 electrically receives the first voltage signal VDD1, a first terminal 201b of the second switch T20 is electrically coupled to a third node P3(n), and a second terminal 201c of the second switch T20 is electrically coupled to the second node P2 (n); and a third switch T30, a control terminal 301a of the third switch T30 is electrically coupled to a fourth node P4(n), a first terminal 301b of the third switch T30 is electrically coupled to the second node P2(n), and a second terminal 301c of the third switch T30 is electrically coupled to a pad 230.
In an embodiment of the present application, the present invention further includes a fourth switch T40, a control terminal 401a of the fourth switch T40 is electrically coupled to the fourth node P4(n), a first terminal 401b of the fourth switch T40 is electrically coupled to a data line D1, and a second terminal 401c of the fourth switch T40 is electrically coupled to the first node P1 (n).
In an embodiment of the present application, a fifth switch T50 is further included, a control terminal 501a of the fifth switch T50 is electrically coupled to the fourth node P4(n), a first terminal 501b of the fifth switch T50 is electrically coupled to a scan line S1, and a second terminal 501c of the fifth switch T50 is electrically coupled to the third node P3 (n).
In an embodiment of the present application, the apparatus further includes a flip-flop 200, a first terminal 202 of the flip-flop 200 electrically receives a second voltage signal VDD2, a second terminal 204 of the flip-flop 200 electrically receives a clock input signal a, and a third terminal 206 of the flip-flop 200 is electrically coupled to the fourth node P4 (n).
In an embodiment of the present application, the first resistor unit 210 is further included, one end of the first resistor unit 210 electrically receives the first voltage signal VDD1, and the other end of the first resistor unit 210 is electrically grounded.
In an embodiment of the present application, the present invention further includes a second resistor unit 220, one end of the second resistor unit 220 is electrically coupled to the fourth node P4(n), and the other end of the second resistor unit 220 is electrically grounded.
Referring to fig. 2, in an embodiment of the present application, a measurement signal circuit 20 includes: a first switch T10, a control terminal 101a of the first switch T10 electrically receives a first voltage signal VDD1, a first terminal 101b of the first switch T10 is electrically coupled to a first node P1(n), and a second terminal 101c of the first switch T10 is electrically coupled to a second node P2 (n); a second switch T20, a control terminal 201a of the second switch T20 electrically receives the first voltage signal VDD1, a first terminal 201b of the second switch T20 is electrically coupled to a third node P3(n), and a second terminal 201c of the second switch T20 is electrically coupled to the second node P2 (n); a third switch T30, a control terminal 301a of the third switch T30 being electrically coupled to a fourth node P4(n), a first terminal 301b of the third switch T30 being electrically coupled to the second node P2(n), a second terminal 301c of the third switch T30 being electrically coupled to a pad 230; a fourth switch T40, a control terminal 401a of the fourth switch T40 being electrically coupled to the fourth node P4(n), a first terminal 401b of the fourth switch T40 being electrically coupled to a data line D1, a second terminal 401c of the fourth switch T40 being electrically coupled to the first node P1 (n); a fifth switch T50, a control terminal 501a of the fifth switch T50 being electrically coupled to the fourth node P4(n), a first terminal 501b of the fifth switch T50 being electrically coupled to a scan line S1, a second terminal 501c of the fifth switch T50 being electrically coupled to the third node P3 (n); a first resistance unit 210, one end of the first resistance unit 210 electrically receives the first voltage signal VDD1, and the other end of the first resistance unit 210 is electrically grounded; and a second resistance unit 220, wherein one end of the second resistance unit 220 is electrically coupled to the fourth node P4(n), and the other end of the second resistance unit 220 is electrically grounded; if one end of the first resistor unit 210 does not receive the first voltage signal VDD1, the gate control signals of the first switch T10 and the second switch T20 are provided as a low-level signal.
In an embodiment of the present application, the first switch T10, the third switch T30, the fourth switch T40 and the fifth switch T50 are N-MOS, when the gate control signal thereof is high, the first switch T10, the third switch T30, the fourth switch T40 and the fifth switch T50 are turned on, and when the gate control signal thereof is low, the first switch T10, the third switch T30, the fourth switch T40 and the fifth switch T50 are turned off.
In one embodiment of the present application, the second switch T20 is a P-MOS, and the second switch T20 is turned on when the gate control signal thereof is low, and the second switch T20 is turned off when the gate control signal thereof is high.
Fig. 3 is a flowchart illustrating a method for measuring a signal circuit according to an embodiment of the present disclosure. Referring to fig. 2 and 3, in an embodiment of the present invention, a method for measuring a signal measurement circuit 20 includes: providing a first switch T10, a control terminal 101a of the first switch T10 electrically receiving a first voltage signal VDD1, a first terminal 101b of the first switch T10 electrically coupled to a first node P1(n), a second terminal 101c of the first switch T10 electrically coupled to a second node P2 (n); providing a second switch T20, a control terminal 201a of the second switch T20 electrically receiving the first voltage signal VDD1, a first terminal 201b of the second switch T20 electrically coupled to a third node P3(n), a second terminal 201c of the second switch T20 electrically coupled to the second node P2 (n); providing a third switch T30, a control terminal 301a of the third switch T30 being electrically coupled to a fourth node P4(n), a first terminal 301b of the third switch T30 being electrically coupled to the second node P2(n), a second terminal 301c of the third switch T30 being electrically coupled to a pad 230; providing a fourth switch T40, a control terminal 401a of the fourth switch T40 being electrically coupled to the fourth node P4(n), a first terminal 401b of the fourth switch T40 being electrically coupled to a data line D1, a second terminal 401c of the fourth switch T40 being electrically coupled to the first node P1 (n); providing a fifth switch T50, a control terminal 501a of the fifth switch T50 being electrically coupled to the fourth node P4(n), a first terminal 501b of the fifth switch T50 being electrically coupled to a scan line S1, a second terminal 501c of the fifth switch T50 being electrically coupled to the third node P3 (n); providing a flip-flop 200, a first terminal 202 of the flip-flop 200 electrically receiving a second voltage signal VDD2, a second terminal 204 of the flip-flop 200 electrically receiving a clock input signal A, a third terminal 206 of the flip-flop 200 electrically coupled to the fourth node P4 (n); providing a first resistance unit 210, wherein one end of the first resistance unit 210 electrically receives the first voltage signal VDD1, and the other end of the first resistance unit 210 is electrically grounded; providing a second resistor unit 220, wherein one end of the second resistor unit 220 is electrically coupled to the fourth node P4(n), and the other end of the second resistor unit 220 is electrically grounded; measuring the waveform signal of the data line D1 through the connection of the pad 230 and a data line D1; and measuring the waveform signal of the scan line S1 through the connection between the pad 230 and the scan line S1; if one end of the first resistor unit 210 is electrically disconnected from the first voltage signal VDD1, the gate control signals of the first switch T10 and the second switch T20 are provided as a low-level signal.
Referring to fig. 2, in an embodiment of the present application, the step of measuring the waveform signal of the data line D1 through the connection between the pad 230 and the data line D1 includes: transmitting a signal (for example, through a timing controller chip on a printed circuit board or an external signal) to the flip-flop 200, thereby turning on the gate control signals of the third switch T30, the fourth switch T40, and the fifth switch T50 to be a high level signal, thereby turning on the third switch T30, the fourth switch T40, and the fifth switch T50; by the blocking of the first resistor unit 210, the gate control signals of the first switch T10 and the second switch T20 are a high level signal, so that the first switch T10 is turned on and the second switch T20 is turned off; and measuring the waveform signal of the data line D1 through the pad 230.
Referring to fig. 2, in an embodiment of the present application, the measuring method, through connection between the pad 230 and a scan line S1, measures a waveform signal of the scan line S1, including: cutting off the first voltage signal VDD1 electrically received by the first resistor unit 210 by using laser, so that the gate control signals of the first switch T10 and the second switch T20 are low-level signals, thereby turning off the first switch T10 and turning on the second switch T20; and measuring the waveform signal of the scan line S1 through the pad 230.
Referring to fig. 3, in a process S311, a first switch is provided, a control terminal of the first switch electrically receives a first voltage signal, a first terminal of the first switch is electrically coupled to a first node, and a second terminal of the first switch is electrically coupled to a second node.
Referring to fig. 3, in a process S312, a second switch is provided, a control terminal of the second switch electrically receives the first voltage signal, a first terminal of the second switch is electrically coupled to a third node, and a second terminal of the second switch is electrically coupled to the second node.
Referring to fig. 3, in a process S313, a third switch is provided, a control end of the third switch is electrically coupled to a fourth node, a first end of the third switch is electrically coupled to the second node, and a second end of the third switch is electrically coupled to a pad.
Referring to fig. 3, in a process S314, a fourth switch is provided, a control terminal of the fourth switch is electrically coupled to the fourth node, a first terminal of the fourth switch is electrically coupled to a data line, and a second terminal of the fourth switch is electrically coupled to the first node.
Referring to fig. 3, in a process S315, a fifth switch is provided, a control terminal of the fifth switch is electrically coupled to the fourth node, a first terminal of the fifth switch is electrically coupled to a scan line, and a second terminal of the fifth switch is electrically coupled to the third node.
Referring to fig. 3, in the process S316, a flip-flop is provided, a first terminal of the flip-flop electrically receives a second voltage signal, a second terminal of the flip-flop electrically receives a frequency input signal, and a third terminal of the flip-flop is electrically coupled to the fourth node.
Referring to fig. 3, in a process S317, a first resistor unit is provided, one end of the first resistor unit electrically receives the first voltage signal, and the other end of the first resistor unit is electrically grounded.
Referring to fig. 3, in a process S318, a second resistance unit is provided, one end of the second resistance unit is electrically coupled to the fourth node, and the other end of the second resistance unit is electrically grounded.
Referring to fig. 3, in a process S319, waveform signals of a data line are measured through connection of the pad and the data line.
Referring to fig. 3, in a process S320, a waveform signal of a scan line is measured through connection between the pad and the scan line.
Referring to fig. 3, in a process S321, if one end of the first resistor unit does not receive the first voltage signal, the gate control signals of the first switch and the second switch are provided as a low-level signal.
The application provides a circuit and a measuring method which do not influence the performance of products, can measure required signals quickly when needed, do not increase extra equipment cost, and eliminate damage to human bodies in the glass sheet splitting process.
The terms "in some embodiments" and "in various embodiments" are used repeatedly. The terms generally do not refer to the same embodiment; it may also refer to the same embodiment. The terms "comprising," "having," and "including" are synonymous, unless the context dictates otherwise.
Although the present application has been described with reference to specific embodiments, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the application, and all changes, substitutions and alterations that fall within the spirit and scope of the application are to be understood as being covered by the following claims.
Claims (6)
1. A measurement signal circuit, comprising:
a first switch, a control terminal of which electrically receives a first voltage signal, a first terminal of which is electrically coupled to a first node, and a second terminal of which is electrically coupled to a second node;
a second switch, a control terminal of the second switch electrically receiving the first voltage signal, a first terminal of the second switch electrically coupled to a third node, and a second terminal of the second switch electrically coupled to the second node; and
a third switch, a control terminal of the third switch being electrically coupled to a fourth node, a first terminal of the third switch being electrically coupled to the second node, and a second terminal of the third switch being electrically coupled to a pad;
a fourth switch, wherein a control terminal of the fourth switch is electrically coupled to the fourth node, a first terminal of the fourth switch is electrically coupled to a data line, and a second terminal of the fourth switch is electrically coupled to the first node; a fifth switch, a control terminal of the fifth switch being electrically coupled to the fourth node, a first terminal of the fifth switch being electrically coupled to a scan line, and a second terminal of the fifth switch being electrically coupled to the third node;
a first terminal of the flip-flop electrically receives a second voltage signal, a second terminal of the flip-flop electrically receives a frequency input signal, and a third terminal of the flip-flop is electrically coupled to the fourth node; and
one end of the first resistance unit is electrically connected with the first voltage signal, and the other end of the first resistance unit is electrically connected with the ground.
2. The signal measurement circuit of claim 1, further comprising a second resistor unit, wherein one end of the second resistor unit is electrically coupled to the fourth node, and the other end of the second resistor unit is electrically grounded.
3. A measurement signal circuit, comprising:
a first switch, a control terminal of which electrically receives a first voltage signal, a first terminal of which is electrically coupled to a first node, and a second terminal of which is electrically coupled to a second node;
a second switch, a control terminal of the second switch electrically receiving the first voltage signal, a first terminal of the second switch electrically coupled to a third node, and a second terminal of the second switch electrically coupled to the second node;
a third switch, a control terminal of the third switch being electrically coupled to a fourth node, a first terminal of the third switch being electrically coupled to the second node, and a second terminal of the third switch being electrically coupled to a pad;
a fourth switch, a control terminal of the fourth switch being electrically coupled to the fourth node, a first terminal of the fourth switch being electrically coupled to a data line, and a second terminal of the fourth switch being electrically coupled to the first node;
a fifth switch, a control terminal of the fifth switch being electrically coupled to the fourth node, a first terminal of the fifth switch being electrically coupled to a scan line, and a second terminal of the fifth switch being electrically coupled to the third node;
one end of the first resistance unit is electrically connected with the first voltage signal, and the other end of the first resistance unit is electrically connected with the ground; and
one end of the second resistance unit is electrically coupled to the fourth node, and the other end of the second resistance unit is electrically grounded; if the first resistance unit is electrically connected to the first voltage signal, the first resistance unit provides a low-potential signal to the gate control signals of the first switch and the second switch.
4. A measurement method for measuring a signal circuit, comprising:
providing a first switch, wherein a control terminal of the first switch electrically receives a first voltage signal, a first terminal of the first switch is electrically coupled to a first node, and a second terminal of the first switch is electrically coupled to a second node;
providing a second switch, wherein a control terminal of the second switch electrically receives the first voltage signal, a first terminal of the second switch is electrically coupled to a third node, and a second terminal of the second switch is electrically coupled to the second node;
providing a third switch, wherein a control terminal of the third switch is electrically coupled to a fourth node, a first terminal of the third switch is electrically coupled to the second node, and a second terminal of the third switch is electrically coupled to a pad;
providing a fourth switch, wherein a control terminal of the fourth switch is electrically coupled to the fourth node, a first terminal of the fourth switch is electrically coupled to a data line, and a second terminal of the fourth switch is electrically coupled to the first node;
providing a fifth switch, wherein a control terminal of the fifth switch is electrically coupled to the fourth node, a first terminal of the fifth switch is electrically coupled to a scan line, and a second terminal of the fifth switch is electrically coupled to the third node;
providing a trigger, wherein a first terminal of the trigger electrically receives a second voltage signal, a second terminal of the trigger electrically receives a frequency input signal, and a third terminal of the trigger is electrically coupled to the fourth node;
providing a first resistance unit, wherein one end of the first resistance unit is electrically connected with the first voltage signal, and the other end of the first resistance unit is electrically connected with the ground;
providing a second resistance unit, wherein one end of the second resistance unit is electrically coupled to the fourth node, and the other end of the second resistance unit is electrically grounded;
measuring waveform signals of a data line through the connection of the pad and the data line; and
measuring waveform signals of the scanning lines through the connection of the gasket and the scanning lines;
if the first resistance unit does not receive the first voltage signal, the first resistance unit provides a low-potential signal for the gate control signals of the first switch and the second switch.
5. The method as claimed in claim 4, wherein the step of measuring the waveform signal of the data line via the connection between the pad and the data line comprises:
transmitting a signal to the flip-flop so that the gate control signals of the third switch, the fourth switch and the fifth switch are a high-level signal, thereby turning on the third switch, the fourth switch and the fifth switch;
by the blocking of the first resistance unit, the grid control signals of the first switch and the second switch are high-potential signals, so that the first switch is turned on and the second switch is turned off; and
and measuring the waveform signal of the data line through the pad.
6. The method as claimed in claim 4, wherein the step of measuring the waveform signal of the scan line via the connection between the pad and the scan line comprises:
cutting off the first voltage signal electrically received by the first resistance unit by using laser, so that grid control signals of the first switch and the second switch are low-potential signals, and the first switch is turned off and the second switch is turned on; and
and measuring the waveform signal of the scanning line through the gasket.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811332362.5A CN109243350B (en) | 2018-11-09 | 2018-11-09 | Signal measuring circuit and measuring method thereof |
| PCT/CN2019/073197 WO2020093607A1 (en) | 2018-11-09 | 2019-01-25 | Signal measuring circuit and measuring method therefor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811332362.5A CN109243350B (en) | 2018-11-09 | 2018-11-09 | Signal measuring circuit and measuring method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109243350A CN109243350A (en) | 2019-01-18 |
| CN109243350B true CN109243350B (en) | 2021-10-22 |
Family
ID=65077798
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811332362.5A Active CN109243350B (en) | 2018-11-09 | 2018-11-09 | Signal measuring circuit and measuring method thereof |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN109243350B (en) |
| WO (1) | WO2020093607A1 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109360519B (en) * | 2018-11-09 | 2020-08-11 | 惠科股份有限公司 | Signal measuring circuit and measuring method thereof |
| US10977972B2 (en) | 2018-11-09 | 2021-04-13 | HKC Corporation Limited | Signal measurement circuit and measurement method therefor |
| CN109243350B (en) * | 2018-11-09 | 2021-10-22 | 惠科股份有限公司 | Signal measuring circuit and measuring method thereof |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002189428A (en) * | 2000-12-20 | 2002-07-05 | Matsushita Electric Ind Co Ltd | Array substrate and liquid crystal display device using the same |
| CN1700284A (en) * | 2004-05-20 | 2005-11-23 | 精工爱普生株式会社 | Electro-optical device, method of checking the same, and electronic apparatus |
| JP2007226176A (en) * | 2006-02-24 | 2007-09-06 | Prime View Internatl Co Ltd | Thin-film transistor array substrate and electronic ink display device |
| CN101303462A (en) * | 2008-07-04 | 2008-11-12 | 友达光电股份有限公司 | Liquid crystal display panel testing circuit and method |
| CN201413440Y (en) * | 2009-06-12 | 2010-02-24 | 华映视讯（吴江）有限公司 | LCD capable of testing defects of LC unit, dot line and wire distribution |
| CN101877582A (en) * | 2010-06-22 | 2010-11-03 | 海洋王照明科技股份有限公司 | Single-button on-off control circuit |
| CN102257547A (en) * | 2010-01-06 | 2011-11-23 | 松下电器产业株式会社 | Active matrix substrate, display panel, and inspection method therefor |
| CN102636928A (en) * | 2012-04-16 | 2012-08-15 | 深圳市华星光电技术有限公司 | Line structure for distributing district of liquid crystal display panel and testing method for liquid crystal display panel |
| CN103091918A (en) * | 2013-01-18 | 2013-05-08 | 北京京东方光电科技有限公司 | Array substrate, display device of array substrate and detection method of array substrate |
| CN103544912A (en) * | 2013-10-25 | 2014-01-29 | 深圳市华星光电技术有限公司 | Panel detection device and display panel |
| CN103609021A (en) * | 2011-06-30 | 2014-02-26 | 夏普株式会社 | Flip-flop, shift register, display panel, and display device |
| CN104992651A (en) * | 2015-07-24 | 2015-10-21 | 上海和辉光电有限公司 | AMOLED panel test circuit |
| CN106526918A (en) * | 2016-12-16 | 2017-03-22 | 惠科股份有限公司 | Display substrate and testing method thereof |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008015366A (en) * | 2006-07-07 | 2008-01-24 | Toshiba Matsushita Display Technology Co Ltd | Display device and method for inspecting the same |
| CN101847357A (en) * | 2009-03-23 | 2010-09-29 | 友达光电股份有限公司 | Display panel, display device and test method thereof |
| CN102109688B (en) * | 2009-12-29 | 2014-02-05 | 上海天马微电子有限公司 | Method for testing line defects of LCD (liquid crystal display) panel, array substrate and drive wires |
| CN108628488B (en) * | 2017-03-24 | 2021-06-29 | 南京瀚宇彩欣科技有限责任公司 | Embedded touch display device and related test system and test method |
| CN108761853A (en) * | 2018-04-08 | 2018-11-06 | 深圳市华星光电半导体显示技术有限公司 | A kind of the lighting detection device and method of liquid crystal display panel |
| CN109243350B (en) * | 2018-11-09 | 2021-10-22 | 惠科股份有限公司 | Signal measuring circuit and measuring method thereof |
-
2018
- 2018-11-09 CN CN201811332362.5A patent/CN109243350B/en active Active
-
2019
- 2019-01-25 WO PCT/CN2019/073197 patent/WO2020093607A1/en active Application Filing
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002189428A (en) * | 2000-12-20 | 2002-07-05 | Matsushita Electric Ind Co Ltd | Array substrate and liquid crystal display device using the same |
| CN1700284A (en) * | 2004-05-20 | 2005-11-23 | 精工爱普生株式会社 | Electro-optical device, method of checking the same, and electronic apparatus |
| JP2007226176A (en) * | 2006-02-24 | 2007-09-06 | Prime View Internatl Co Ltd | Thin-film transistor array substrate and electronic ink display device |
| CN101303462A (en) * | 2008-07-04 | 2008-11-12 | 友达光电股份有限公司 | Liquid crystal display panel testing circuit and method |
| CN201413440Y (en) * | 2009-06-12 | 2010-02-24 | 华映视讯（吴江）有限公司 | LCD capable of testing defects of LC unit, dot line and wire distribution |
| CN102257547A (en) * | 2010-01-06 | 2011-11-23 | 松下电器产业株式会社 | Active matrix substrate, display panel, and inspection method therefor |
| CN101877582A (en) * | 2010-06-22 | 2010-11-03 | 海洋王照明科技股份有限公司 | Single-button on-off control circuit |
| CN103609021A (en) * | 2011-06-30 | 2014-02-26 | 夏普株式会社 | Flip-flop, shift register, display panel, and display device |
| CN102636928A (en) * | 2012-04-16 | 2012-08-15 | 深圳市华星光电技术有限公司 | Line structure for distributing district of liquid crystal display panel and testing method for liquid crystal display panel |
| CN103091918A (en) * | 2013-01-18 | 2013-05-08 | 北京京东方光电科技有限公司 | Array substrate, display device of array substrate and detection method of array substrate |
| CN103544912A (en) * | 2013-10-25 | 2014-01-29 | 深圳市华星光电技术有限公司 | Panel detection device and display panel |
| CN104992651A (en) * | 2015-07-24 | 2015-10-21 | 上海和辉光电有限公司 | AMOLED panel test circuit |
| CN106526918A (en) * | 2016-12-16 | 2017-03-22 | 惠科股份有限公司 | Display substrate and testing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109243350A (en) | 2019-01-18 |
| WO2020093607A1 (en) | 2020-05-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109243350B (en) | Signal measuring circuit and measuring method thereof | |
| US8212752B2 (en) | Display device and a method for testing the same | |
| US10235922B2 (en) | Display devices and methods of eliminating split screen for display devices | |
| US9158404B2 (en) | Touch display device and method | |
| US20060077197A1 (en) | Driving system of liquid crystal display | |
| US9547207B2 (en) | Display apparatus | |
| CN109493768B (en) | Signal measuring circuit and measuring method thereof | |
| US20150042550A1 (en) | Display panel having repairing structure | |
| US20070222474A1 (en) | Device for Detecting a Fixed Image on a Liquid Crystal Display Screen | |
| CN109243348B (en) | Signal measuring circuit and measuring method thereof | |
| CN107608103B (en) | Display panel and display device using same | |
| KR101157224B1 (en) | Liquid crystal display device | |
| US9305510B2 (en) | LCD driving module, LCD device, and method for driving LCD | |
| CN109461414B (en) | Driving circuit and method of display device | |
| US10867537B2 (en) | Signal measurement circuit and measurement method thereof | |
| US11308911B2 (en) | Display device, driving method, and display system | |
| CN109360519B (en) | Signal measuring circuit and measuring method thereof | |
| CN107765483B (en) | Display panel and display device using same | |
| CN109461422B (en) | Discharge control circuit and display device | |
| US11231468B2 (en) | Inspection apparatus and inspection method thereof | |
| TWI497375B (en) | Touch display apparatus | |
| WO2020093605A1 (en) | Signal measuring circuit and measuring method therefor | |
| US9965997B2 (en) | Sequence controlled timing controller, bridge integrated circuit, and method of driving thereof | |
| US10977972B2 (en) | Signal measurement circuit and measurement method therefor | |
| KR101035917B1 (en) | Liquid crystal display of line-on-glass type |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |