CN109218717A - A kind of ultrahigh resolution video play device and method - Google Patents
A kind of ultrahigh resolution video play device and method Download PDFInfo
- Publication number
- CN109218717A CN109218717A CN201811245340.5A CN201811245340A CN109218717A CN 109218717 A CN109218717 A CN 109218717A CN 201811245340 A CN201811245340 A CN 201811245340A CN 109218717 A CN109218717 A CN 109218717A
- Authority
- CN
- China
- Prior art keywords
- video
- data
- rgb color
- color data
- clock signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N17/00—Diagnosis, testing or measuring for television systems or their details
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
Landscapes
- Engineering & Computer Science (AREA)
- Biomedical Technology (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Health & Medical Sciences (AREA)
- Physics & Mathematics (AREA)
- General Health & Medical Sciences (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Transforming Electric Information Into Light Information (AREA)
- Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
- Color Television Systems (AREA)
Abstract
The invention discloses a kind of ultrahigh resolution video play device and method, which includes the first video frequency processing chip and the second video frequency processing chip；First video frequency processing chip obtains RGB color data and the first clock signal for obtaining compressed video data and being decoded to it；Second video frequency processing chip carries out interleave and/or scaling processing to the RGB color data for the video signal parameter according to needed for mould group to be measured；And subregion and synchronization process are carried out to the RGB color data after frame per second and resolution adaptation according to the display parameters of mould group to be measured and first clock signal, obtain the multiple groups video test signals being adapted to LCD module under test；The present invention makes check machine realize ultrahigh resolution video playing in the case where being detached from host computer, and has the advantages that device integrated level is high, small in size, low in energy consumption.
Description
Technical field
The invention belongs to the display of liquid crystal module and the field of test technology, regard more particularly, to a kind of ultrahigh resolution
Frequency playing device and method.
Background technique
With the continuous development and progress of liquid crystal module industry, the liquid crystal display of present 4K resolution ratio is extensive
It is universal, and China researches and develops also in progress the liquid crystal module of follow-on 8K, 10K resolution ratio.The mould group of ultrahigh resolution
The check machine with video point screen function is required in research and development and production, by check machine to the display performance of liquid crystal module into
Row test.
Currently used for realizing that the check machine of ultrahigh resolution liquid crystal module test function generallys use host computer and may be programmed
The combination of logical device carries out transmission of video, the two by DP or HDMI connecting line between host computer and programmable logic device
The video screen test of ultrahigh resolution liquid crystal module is completed in cooperation；For the liquid crystal module of ultrahigh resolution, due to super
The signal bandwidth of high-resolution liquid crystal module sharply increases, therefore proposes to the transmission of the signal of test device and processing speed
Higher requirement；But signal interaction, communication are carried out by DP or HDMI connecting line between host computer and programmable logic device
Link is long, and route hardware interface is more, reduces the speed and stability of signal transmission, real-time is poor, and testing efficiency is low；Equipment is not
Only energy consumption is higher, and interference is larger, and stability is low；Cause system hardware structure complicated in addition, using host computer, equipment is not
Only integrated level is low, volume is big, and testing cost is high.
Summary of the invention
For at least one defect or Improvement requirement of the prior art, the present invention provides a kind of ultrahigh resolution videos to broadcast
Device and method is put, its object is to solve signaling rate existing for existing ultrahigh resolution video play device and steady
Qualitative problem low, testing efficiency is low, power consumption is high.
To achieve the above object, according to one aspect of the present invention, a kind of ultrahigh resolution video play device is provided,
Including the first video frequency processing chip and the second video frequency processing chip；
First video frequency processing chip obtains RGB color data for obtaining compressed video data and being decoded to it
With the first clock signal；
Second video frequency processing chip is for the video signal parameter according to needed for mould group to be measured to the RGB color number
According to progress interleave and/or scaling processing；And to frame per second and divided according to the display parameters of mould group to be measured and first clock signal
RGB color data after resolution adaptation carry out subregion and synchronization process, obtain the multiple groups video being adapted to LCD module under test survey
Trial signal.
Preferably, above-mentioned ultrahigh resolution video play device, the first video frequency processing chip include Video decoding module
And video playback module；
The Video decoding module obtains Video parameter information and the first timing letter for parsing to compressed video data
Number；Compressed video data is decoded according to the Video parameter information, obtains RGB color data；
The video playback module be used for according to video interface agreement to the RGB color data and the first clock signal into
Row coding, obtains high-speed video.
Preferably, above-mentioned ultrahigh resolution video play device, the second video frequency processing chip include video reception
Module, video signal processing module and vision signal division module；
The video reception module is for solving the high-speed video according to the video interface agreement
Code, obtains RGB color data and the first clock signal；
The video signal processing module is for the video signal parameter according to needed for mould group to be measured to the RGB color number
According to interleave and/or scaling processing is carried out, vision signal needed for making the resolution ratio and frame per second and mould group to be measured of RGB color data is joined
Number matches；
The vision signal division module be used for according to the display parameters of mould group to be measured and the first clock signal to frame per second and
RGB color data after resolution adaptation carry out subregion and synchronization process, obtain multiple groups video test signals.
Preferably, above-mentioned ultrahigh resolution video play device further includes the storage for storing the compressed video data
Equipment, the storage equipment use Flash chip or EMMC.
Preferably, above-mentioned ultrahigh resolution video play device, the first video frequency processing chip use ARM chip or SOC
Chip；Second video frequency processing chip uses fpga chip or SOC chip.
Preferably, above-mentioned ultrahigh resolution video play device, the first video frequency processing chip and the second video handle core
Carried out data transmission between piece by HDMI interface, DisplayPort interface or optical fiber.
Other side according to the invention additionally provides a kind of ultrahigh resolution video broadcasting method, including following step
It is rapid:
S1: it obtains compressed video data and it is decoded, obtain RGB color data and the first clock signal；
S2: the RGB color data are carried out at interleave and/or scaling according to video signal parameter needed for mould group to be measured
Reason；
S3: according to the display parameters of mould group to be measured and first clock signal to the RGB after frame per second and resolution adaptation
Color data carries out multidomain treat-ment, obtains several data blocks；
S4: synchronizing processing to several data blocks, obtains the multiple groups video measurement being adapted to LCD module under test letter
Number.
Preferably, above-mentioned ultrahigh resolution video broadcasting method includes following sub-step in step S4:
S41: frame number label is carried out by every frame image in data block described in ordered pair, each data block uses identical frame sequence
Number；
S42: the first clock signal is converted to the second clock signal after subregion according to zoning ordinance；
S43: frame image data corresponding with current frame number, and root are extracted from each data block according to the sequence of frame number
The frame image data is exported according to second clock signal.
Preferably, above-mentioned ultrahigh resolution video broadcasting method, in step S1, mistake that compressed video data is decoded
Journey includes following sub-step:
S11: parsing compressed video data, obtains Video parameter information and the first clock signal；
S12: compressed video data is decoded according to the Video parameter information, obtains RGB color data.
Preferably, above-mentioned ultrahigh resolution video broadcasting method, it is further comprising the steps of before step S2: according to video
Interface protocol encodes the RGB color data and the first clock signal, obtains high-speed video；According to the video
Interface protocol is decoded the high-speed video, obtains RGB color data and the first clock signal.
In general, through the invention it is contemplated above technical scheme is compared with the prior art, can obtain down and show
Beneficial effect:
(1) a kind of ultrahigh resolution video play device provided by the invention and method, can be according to needed for mould group to be measured
Video signal parameter interleave and/or scaling processing are carried out to the video image data, and according to the display parameters of mould group to be measured
To treated, video image data carries out piecemeal and synchronization process, therefore the present invention can adapt to different types of liquid crystal automatically
Mould group has versatility, has saved testing cost and resource；
(2) a kind of ultrahigh resolution video play device and method, Video decoding module and video provided by the invention are broadcast
Amplification module support is integrated in ARM/SOC chip, video reception module, video signal processing module and vision signal subregion
Module support is integrated in FPGA/SOC chip, and the volume-diminished of test device is chip-scale, can directly pass through gold between chip
Belong to cabling to be connected, shorten communication link, improves the speed and stability of signal transmission, and then improve testing efficiency and stabilization
Property；
(3) a kind of ultrahigh resolution video play device provided by the invention and method make check machine be detached from host computer
In the case where, realize ultrahigh resolution video playing；Using the scheme of ARM/SOC+FPGA, device integration is improved, is reduced
The volume of test equipment reduces power consumption.
Detailed description of the invention
Fig. 1 is the logic diagram of ultrahigh resolution video play device provided in an embodiment of the present invention；
Fig. 2 is the flow chart of ultrahigh resolution video broadcasting method provided in an embodiment of the present invention.
Specific embodiment
In order to make the objectives, technical solutions, and advantages of the present invention clearer, with reference to the accompanying drawings and embodiments, right
The present invention is further elaborated.It should be appreciated that the specific embodiments described herein are merely illustrative of the present invention, and
It is not used in the restriction present invention.As long as in addition, technical characteristic involved in the various embodiments of the present invention described below
Not constituting a conflict with each other can be combined with each other.
Fig. 1 is the logic diagram of ultrahigh resolution video play device provided in an embodiment of the present invention, as shown in Figure 1, should
Ultrahigh resolution video play device includes Flash chip, ARM chip and fpga chip；Lead between ARM chip and fpga chip
It crosses HDMI, DisplayPort or optical fiber carries out signal transmission；To further decrease equipment volume, ARM chip and fpga chip it
Between be directly interconnected by metal routing on pcb board or connector, be attached without using wire rod, only by HDMI,
DisplayPort or fiber optic protocols carry out signal transmission；
Wherein, compressed video data needed for mould group to be measured is stored in Flash chip；
ARM chip obtains compressed video data from Flash chip and is decoded to it, obtains RGB color data, and root
The RGB color data are converted into high-speed video according to interface protocol and are transferred to fpga chip；
ARM chip includes Video decoding module and video playback module；
Video decoding module obtains RGB color data and the first clock signal for being decoded to compressed video data；
ARM chip reads in compressed video data in ARM DDR, and Video decoding module first solves compressed video data
Analysis, obtains Video parameter information and the first clock signal, Video parameter information includes video stream format, frame per second, resolution ratio, video
Width, video height etc., the first clock signal include data effective index signal de, line synchronising signal hs, field sync signal vs；
Then operation is decoded to compressed video data according to above-mentioned Video parameter information, obtains decoding RGB color data and is put
Enter in ARM framebuffer.
Video playback module is used to encode RGB color data and the first clock signal according to video interface agreement,
RGB color data and the first clock signal are converted into high-speed video；
According to the difference of the video transmission interface used between ARM chip and fpga chip, corresponding interface protocol is not yet
Together；The RGB color data and data effective index signal de, line synchronising signal hs, field that video playback module obtains decoding
Synchronization signal vs is carried out being converted to high-speed video by interface protocols such as HDMI, DisplayPort, SDI, is transferred to FPGA core
Piece.
Fpga chip is used to receive the video image data of video playing template transmission, according to video needed for mould group to be measured
Signal parameter carries out interleave and/or scaling processing to the video image data；And according to the display parameters of mould group to be measured to processing
Video image data afterwards carries out piecemeal and synchronization process, obtains the multiple groups video test signals being adapted to LCD module under test；
Fpga chip includes video reception module, video signal processing module and vision signal division module；
Video reception module is connected by HDMI, DisplayPort or optical fiber with video playback module, for receiving
The high-speed video that video playback module is sent, is decoded high-speed video according to video interface agreement, obtains RGB
Color data and data effective index signal de, line synchronising signal hs, field sync signal vs；
Video signal processing module carries out RGB color data for the video signal parameter according to needed for mould group to be measured slotting
Frame and/or scaling processing make the resolution ratio and frame per second and video signal parameter phase needed for mould group to be measured of RGB color data
Match；
Specifically, the high resolution of the vision signal needed for the mould group to be measured is in the resolution ratio of RGB color data, then video
Signal processing module zooms in and out processing to RGB color data；
The frame per second of the vision signal needed for mould group to be measured is higher than the frame per second of RGB color data, then video frequency signal processing mould
Block carries out interleave processing to RGB color data；
The high resolution of the vision signal needed for mould group to be measured is higher than RGB in the resolution ratio and frame per second of RGB color data
The frame per second of color data, then video signal processing module zooms in and out processing to RGB color data simultaneously and interleave is handled；
Such as: if the parameter for the RGB color data that ARM chip decodes is 4k60hz, the video that mould group to be measured needs
For 8k60hz, then processing is zoomed in and out to RGB color data, its resolution ratio is made to be converted to 8k by 4k；
If the parameter for the RGB color data that ARM chip decodes is 4k60hz, the video that mould group to be measured needs is
8k120hz then carries out video interleave and scaling processing to RGB color data, its frame per second is made to be converted to 120hz by 60hz, differentiates
Rate is converted to 8k by 4k；
If the parameter for the RGB color data that ARM chip decodes is 8k30hz, the video that mould group to be measured needs is
8k120hz then carries out the processing of video interleave to RGB color data, its frame per second is made to be converted to 120hz by 30hz.
Vision signal division module is used for display parameters and the first clock signal according to mould group to be measured to frame per second and resolution
RGB color data after rate adaptation carry out subregion and synchronization process, obtain multiple groups video test signals；
Multidomain treat-ment: limitation of the existing ultrahigh resolution liquid crystal module because of factors such as mould group technique and processing procedures, it is necessary to right
The video data for inputting ultrahigh resolution liquid crystal module carries out multidomain treat-ment；Specific zoning ordinance is according to LCD module under test
Depending on display parameters, the forms such as including but not limited to field word divides, river word divides；
Field word split screen: if the total resolution 7680 (M) * 4320 (N) of LCD module under test, RGB color data are pressed into field word
Divide 4 pieces, then 1~3840 (M/2) on the 1st data block reception line direction, 1~2160 (N/2) RGB data on column direction, the 2nd
1~2160 (N/2) RGB data on 3841 (M/2+1)~7680 (M), column direction on data block reception line direction, the 3rd number
1~3840 (M/2) on line direction, 2161 (N/2+1)~4320 (N) RGB datas on column direction, the 4th data are received according to block
Block receives 3841 (M/2+1)~7680 (M) on line direction, 2161 (N/2+1)~4320 (N) RGB datas on column direction；
River word split screen；If the total resolution 7680 (M) * 4320 (N) of LCD module under test, RGB color data are pressed into river word
Divide 4 pieces, then 1~1920 (M/4) on the 1st data block reception line direction, 1~4320 (N) RGB data on column direction, the 2nd number
1921 (M/4+1)~3840 (M/2) on line direction, 1~4320 (N) RGB data on column direction, the 3rd data are received according to block
Block receives 3841 (M/2+1)~5760 (M*3/4) on line direction, 1~4320 (N) RGB data on column direction, the 4th data
Block receives 5761 (M*3/4+1)~7680 (M) on line direction, 1~4320 (N) RGB data on column direction.
In order to which guarantee that each video data block after subregion plays in each section is same one-frame video data, picture is avoided
Face is isolated, and need to synchronize processing to four video data block after subregion；The process of synchronization process is as follows:
1, frame number label is carried out by every frame image in ordered pair video data block, each video data block uses identical
Frame number, the inside DDR that each group video data after label is stored in fpga chip respectively is cached；Such as: Tian Zifen
The frame number of four pieces of video datas after block is 1~3840*2160；The frame number of four pieces of video datas after the word piecemeal of river is equal
For 1~1920*4320；
2, according to partitioned mode by before subregion the first clock signal (data effective index signal de, line synchronising signal hs,
Field sync signal vs) be converted to the second clock signal (data effective index signal de_n line synchronising signal hs_n, field after subregion
Synchronization signal vs_n)；
3, according to the sequence of frame number from taking out four frame image corresponding with current frame number in each video data block in DDR
Data, and according to data effective index signal de_n line synchronising signal hs_n, field sync signal vs_n by four frame image data
Output, obtains the video test signals of four groups of synchronizations；
4, four groups of video test signals are output to LCD module under test and carry out the operation of video point screen.
In above-mentioned technical proposal, Flash chip can be replaced by EMMC, and ARM chip can be replaced SOC chip, fpga chip
It can be replaced SOC chip, will not influence functions implementing the present invention.
Fig. 2 is the flow chart of ultrahigh resolution video broadcasting method provided in an embodiment of the present invention, as shown in Fig. 2, this is super
High-resolution video playback method the following steps are included:
S1: it obtains compressed video data and it is decoded, obtain RGB color data and the first clock signal；
ARM chip parses the compressed video data of acquisition, obtains Video parameter information and the first clock signal；According to
The Video parameter information decodes compressed video data, obtains RGB color data.
ARM chip encodes above-mentioned RGB color data and the first clock signal according to video interface agreement, obtains height
Fast vision signal；This tells vision signal to be transmitted to fpga chip by video interface；
Fpga chip receives high-speed video and is decoded according to video interface agreement to it, obtains RGB color number
According to the first clock signal.
S2: interleave and/or scaling processing are carried out to RGB color data according to video signal parameter needed for mould group to be measured；
S3: according to the display parameters of mould group to be measured and the first clock signal to the RGB color after frame per second and resolution adaptation
Data carry out multidomain treat-ment, obtain several data blocks；
S4: synchronizing processing to several data blocks, obtains the multiple groups video measurement being adapted to LCD module under test letter
Number.
Synchronization process process the following steps are included:
S41: frame number label is carried out by every frame image in each data block of ordered pair, each data block uses identical frame
Serial number；
S42: the first clock signal is converted to the second clock signal after subregion according to zoning ordinance；
S43: frame image data corresponding with current frame number, and root are extracted from each data block according to the sequence of frame number
Frame image data is output to LCD module under test according to the second clock signal and carries out the operation of video point screen.
As it will be easily appreciated by one skilled in the art that the foregoing is merely illustrative of the preferred embodiments of the present invention, not to
The limitation present invention, any modifications, equivalent substitutions and improvements made within the spirit and principles of the present invention should all include
Within protection scope of the present invention.
Claims (10)
1. a kind of ultrahigh resolution video play device, which is characterized in that at the first video frequency processing chip and the second video
Manage chip；
First video frequency processing chip obtains RGB color data and for obtaining compressed video data and be decoded to it
One clock signal；
Second video frequency processing chip for the video signal parameter according to needed for mould group to be measured to the RGB color data into
Row interleave and/or scaling processing；And according to the display parameters of mould group to be measured and first clock signal to frame per second and resolution ratio
RGB color data after adaptation carry out subregion and synchronization process, obtain the multiple groups video measurement being adapted to LCD module under test letter
Number.
2. ultrahigh resolution video play device as described in claim 1, which is characterized in that first video frequency processing chip
Including Video decoding module and video playback module；
The Video decoding module obtains Video parameter information and the first clock signal for parsing to compressed video data；
Compressed video data is decoded according to the Video parameter information, obtains RGB color data；
The video playback module is for compiling the RGB color data and the first clock signal according to video interface agreement
Code, obtains high-speed video.
3. ultrahigh resolution video play device as claimed in claim 2, which is characterized in that second video frequency processing chip
Including video reception module, video signal processing module and vision signal division module；
The video reception module is obtained for being decoded according to the video interface agreement to the high-speed video
To RGB color data and the first clock signal；
The video signal processing module for the video signal parameter according to needed for mould group to be measured to the RGB color data into
Row interleave and/or scaling processing make the resolution ratio and frame per second and video signal parameter phase needed for mould group to be measured of RGB color data
Matching；
The vision signal division module is used for display parameters and the first clock signal according to mould group to be measured to frame per second and resolution
RGB color data after rate adaptation carry out subregion and synchronization process, obtain multiple groups video test signals.
4. ultrahigh resolution video play device as described in claim 1, which is characterized in that further include for storing the pressure
The storage equipment of contracting video flowing, the storage equipment use Flash chip or EMMC.
5. ultrahigh resolution video play device as described in claim 1, which is characterized in that first video frequency processing chip
Using ARM chip or SOC chip；Second video frequency processing chip uses fpga chip or SOC chip.
6. ultrahigh resolution video play device as described in claim 1, which is characterized in that first video frequency processing chip
Carried out data transmission between the second video frequency processing chip by HDMI interface, DisplayPort interface or optical fiber.
7. a kind of ultrahigh resolution video broadcasting method, which comprises the following steps:
S1: it obtains compressed video data and it is decoded, obtain RGB color data and the first clock signal；
S2: interleave and/or scaling processing are carried out to the RGB color data according to video signal parameter needed for mould group to be measured；
S3: according to the display parameters of mould group to be measured and first clock signal to the RGB color after frame per second and resolution adaptation
Data carry out multidomain treat-ment, obtain several data blocks；
S4: synchronizing processing to several data blocks, obtains the multiple groups video test signals being adapted to LCD module under test.
8. ultrahigh resolution video broadcasting method as claimed in claim 7, which is characterized in that include following sub-step in step S4
It is rapid:
S41: frame number label is carried out by every frame image in data block described in ordered pair, each data block uses identical frame number；
S42: the first clock signal is converted to the second clock signal after subregion according to zoning ordinance；
S43: frame image data corresponding with current frame number is extracted from each data block according to the sequence of frame number, and according to institute
The second clock signal is stated to export the frame image data.
9. ultrahigh resolution video broadcasting method as claimed in claim 7, which is characterized in that in step S1, to compression video
It includes following sub-step that stream, which carries out decoded process:
S11: parsing compressed video data, obtains Video parameter information and the first clock signal；
S12: compressed video data is decoded according to the Video parameter information, obtains RGB color data.
10. ultrahigh resolution video broadcasting method as claimed in claim 7, which is characterized in that further include before step S2 with
Lower step: encoding the RGB color data and the first clock signal according to video interface agreement, obtains high-speed video letter
Number；The high-speed video is decoded according to the video interface agreement, obtains RGB color data and the first timing letter
Number.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811245340.5A CN109218717A (en) | 2018-10-24 | 2018-10-24 | A kind of ultrahigh resolution video play device and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811245340.5A CN109218717A (en) | 2018-10-24 | 2018-10-24 | A kind of ultrahigh resolution video play device and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109218717A true CN109218717A (en) | 2019-01-15 |
Family
ID=64996662
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811245340.5A Pending CN109218717A (en) | 2018-10-24 | 2018-10-24 | A kind of ultrahigh resolution video play device and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109218717A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110868625A (en) * | 2019-11-22 | 2020-03-06 | 北京金山云网络技术有限公司 | Video playing method and device, electronic equipment and storage medium |
| CN111464866A (en) * | 2020-04-08 | 2020-07-28 | Tcl华星光电技术有限公司 | Time sequence control chip, video format conversion system and method |
| CN113038274A (en) * | 2019-12-24 | 2021-06-25 | 瑞昱半导体股份有限公司 | Video interface conversion device and method |
| WO2023065500A1 (en) * | 2021-10-19 | 2023-04-27 | 谢文军 | Method for collecting digital signal for synchronously controlling lamplight from video signal |
| CN118301358A (en) * | 2024-06-06 | 2024-07-05 | 北京数字光芯集成电路设计有限公司 | Method for independently encoding and decoding RGB image data and transmitting RGB image data |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103050073A (en) * | 2012-12-26 | 2013-04-17 | 武汉精测电子技术有限公司 | DP (Digital Processing) decoding and automatic resolution adjusting liquid crystal display module testing method and device |
| CN103220478A (en) * | 2013-04-24 | 2013-07-24 | 青岛海信电器股份有限公司 | Display device and television |
| CN103347163A (en) * | 2013-06-28 | 2013-10-09 | 冠捷显示科技（厦门）有限公司 | Ultra high definition video image processing and transmitting system and method thereof |
| CN104065999A (en) * | 2014-06-11 | 2014-09-24 | 四川政企网络信息服务有限公司 | Image processing assembly and method capable of achieving image rotation |
| CN104967808A (en) * | 2015-06-29 | 2015-10-07 | 武汉精测电子技术股份有限公司 | Method and system converting LVDS video signals to 2LANE DP video signals |
-
2018
- 2018-10-24 CN CN201811245340.5A patent/CN109218717A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103050073A (en) * | 2012-12-26 | 2013-04-17 | 武汉精测电子技术有限公司 | DP (Digital Processing) decoding and automatic resolution adjusting liquid crystal display module testing method and device |
| CN103220478A (en) * | 2013-04-24 | 2013-07-24 | 青岛海信电器股份有限公司 | Display device and television |
| CN103347163A (en) * | 2013-06-28 | 2013-10-09 | 冠捷显示科技（厦门）有限公司 | Ultra high definition video image processing and transmitting system and method thereof |
| CN104065999A (en) * | 2014-06-11 | 2014-09-24 | 四川政企网络信息服务有限公司 | Image processing assembly and method capable of achieving image rotation |
| CN104967808A (en) * | 2015-06-29 | 2015-10-07 | 武汉精测电子技术股份有限公司 | Method and system converting LVDS video signals to 2LANE DP video signals |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110868625A (en) * | 2019-11-22 | 2020-03-06 | 北京金山云网络技术有限公司 | Video playing method and device, electronic equipment and storage medium |
| CN113038274A (en) * | 2019-12-24 | 2021-06-25 | 瑞昱半导体股份有限公司 | Video interface conversion device and method |
| CN113038274B (en) * | 2019-12-24 | 2023-08-29 | 瑞昱半导体股份有限公司 | Video interface conversion device and method |
| CN111464866A (en) * | 2020-04-08 | 2020-07-28 | Tcl华星光电技术有限公司 | Time sequence control chip, video format conversion system and method |
| WO2023065500A1 (en) * | 2021-10-19 | 2023-04-27 | 谢文军 | Method for collecting digital signal for synchronously controlling lamplight from video signal |
| CN118301358A (en) * | 2024-06-06 | 2024-07-05 | 北京数字光芯集成电路设计有限公司 | Method for independently encoding and decoding RGB image data and transmitting RGB image data |
| CN118301358B (en) * | 2024-06-06 | 2024-09-03 | 北京数字光芯集成电路设计有限公司 | Method for independently encoding and decoding RGB image data and transmitting RGB image data |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109218717A (en) | A kind of ultrahigh resolution video play device and method | |
| CN103347163B (en) | Ultra high definition video image processing and transmitting system and method thereof | |
| CN105721818B (en) | A kind of signal conversion method and device | |
| CN102802039B (en) | Multi-channel video hybrid decoding output method and device | |
| CN112653861B (en) | Multichannel video data transmission method and device based on GT interface | |
| CN105405375B (en) | A kind of MIPI vision signals single channel turns the device and method of multichannel | |
| CN104809996B (en) | Many kinds of method and apparatus of the data-signal of LANE numbers of MIPI are realized based on FPGA | |
| CN103763556B (en) | Video image encoding and decoding devices and methods therefor, Transmission system and its method | |
| CN105491373A (en) | Device and method for switching LVDS video signals from one way to multiple ways | |
| CN110896431B (en) | Non-compression high-definition video transmission method and system | |
| CN105023549A (en) | Resolution-adaptive MIPI (mobile industry processor interface) graph signal generation device and method | |
| CN105611270B (en) | A kind of binocular vision auto-stereo display system | |
| CN113271423B (en) | Multi-format video interface conversion device and method based on FPGA | |
| CN109413397A (en) | A kind of low delay resolution ratio adaptive video optical fiber transmission coding/decoding method | |
| CN105491318A (en) | Device and method for single-path to multiple-path conversion of DP video signals | |
| CN105744202A (en) | V-BY-ONE signal processing method and device | |
| CN110572532A (en) | synchronization device for splicer and splicing processing system | |
| KR102196087B1 (en) | Method of synchronizing a driving module and display apparatus performing the method | |
| CN105472287B (en) | A kind of single channel HDMI video signal single channel turns the device and method of multichannel | |
| CN110581963A (en) | V-BY-ONE signal conversion method and device and electronic equipment | |
| CN113055675A (en) | Image transmission method and device and video processing equipment | |
| CN203574773U (en) | Device for converting LVDS video signal into 8LANE left-and-ring split screen MIPI video signal | |
| CN104967808A (en) | Method and system converting LVDS video signals to 2LANE DP video signals | |
| CN105812702B (en) | A kind of DP picture signal is converted into the device and method of LVDS picture signal | |
| CN106878650B (en) | DVI to VGA video conversion device and method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190115 |