CN109194392A - A kind of multi tate error detection system and its detection method - Google Patents
A kind of multi tate error detection system and its detection method Download PDFInfo
- Publication number
- CN109194392A CN109194392A CN201810974561.XA CN201810974561A CN109194392A CN 109194392 A CN109194392 A CN 109194392A CN 201810974561 A CN201810974561 A CN 201810974561A CN 109194392 A CN109194392 A CN 109194392A
- Authority
- CN
- China
- Prior art keywords
- module
- detection
- error code
- error
- reference clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 title claims abstract description 133
- 238000012360 testing method Methods 0.000 claims abstract description 56
- 230000003287 optical effect Effects 0.000 claims abstract description 52
- 238000004891 communication Methods 0.000 claims abstract description 23
- 230000005540 biological transmission Effects 0.000 claims abstract description 20
- 230000004913 activation Effects 0.000 claims abstract description 12
- 239000013078 crystal Substances 0.000 claims abstract description 12
- 230000003993 interaction Effects 0.000 claims description 9
- 238000006243 chemical reaction Methods 0.000 claims description 5
- 230000009286 beneficial effect Effects 0.000 abstract description 8
- 238000004519 manufacturing process Methods 0.000 abstract description 5
- 238000000034 method Methods 0.000 description 7
- 230000008569 process Effects 0.000 description 5
- 241000208340 Araliaceae Species 0.000 description 3
- 235000005035 Panax pseudoginseng ssp. pseudoginseng Nutrition 0.000 description 3
- 235000003140 Panax quinquefolius Nutrition 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 3
- 235000008434 ginseng Nutrition 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 235000013399 edible fruits Nutrition 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 238000007405 data analysis Methods 0.000 description 1
- 238000004880 explosion Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/07—Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems
- H04B10/075—Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems using an in-service signal
- H04B10/079—Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal
- H04B10/0795—Performance monitoring; Measurement of transmission parameters
- H04B10/07953—Monitoring or measuring OSNR, BER or Q
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Optical Communication System (AREA)
Abstract
The present invention relates to a kind of multi tate error detection system and its detection methods, including user terminal, control module, detection module, crystal oscillator module, clock module and optical module；User terminal is used to send operational order to detection module by control module；Crystal oscillator module is matched with clock module, for generating the first reference clock or N reference clock；Detection module is used to be initialized according to the first reference clock activation system, system default the first operating mode of corresponding starting, and carries out the first error code testing or N error code testing according to operational order, sends corresponding pseudo-random code sequence to optical module；Its operation result for being also used to receive optical module transmission acquires error code data；Optical module sends operation result to detection module for receiving pseudo-random code sequence, the rear of operation.The beneficial effects of the present invention are: hardware cost is low, easy to operate, error detection is high-efficient, can be used in the error detection of the optic communication product of a variety of rates, to reduce production cost.
Description
Technical field
The present invention relates to technical field of photo communication more particularly to a kind of multi tate error detection systems and its detection method.
Background technique
With operator and enterprise network market to promoted network bandwidth there is an urgent need to market is to multi tate optic communication product
Demand welcome the growth of explosion type, but due to the price of multi tate optical communication instrument valuableness, optic communication enterprise is in production
In face huge cost pressure, and the error detection of multi tate optic communication product is the main cause that it is expensive.
Summary of the invention
The technical problem to be solved by the present invention is in view of the drawbacks of the prior art, provide a kind of multi tate error detection system
System and its detection method.
The technical scheme to solve the above technical problems is that
According to one aspect of the present invention, a kind of multi tate error detection system, including user terminal, control mould are provided
Block, detection module, crystal oscillator module, clock module and optical module；
The user terminal is used to send operational order to the detection module by the control module, is also used to receive
The error code data that the detection module is sent；
The crystal oscillator module is matched with the clock module, for generating the first reference clock or N reference clock,
And when system starting, default generates the first reference clock；
The detection module is used to be initialized according to the first reference clock activation system, the corresponding starting of system default the
One operating mode, and the first error code testing or N error code testing are carried out according to the operational order, it is sent to the optical module
Corresponding pseudo-random code sequence, wherein if the operational order is to carry out the first error code testing, detection module configures system the
One operating mode, if the operational order is to carry out N error code testing, system is switched to corresponding N reference clock, and matches
Set system N operating mode；Its operation result for being also used to receive optical module transmission, acquires number of bit errors from the operation result
According to, and analyze the error code data；
Wherein, the N is natural number；
The optical module sends operation knot to the detection module for receiving the pseudo-random code sequence, the rear of operation
Fruit.
The beneficial effects of the present invention are: hardware cost of the present invention is low, easy to operate, error detection is high-efficient, activation system
When, cooperate clock module default to generate the first reference clock by crystal oscillator module, carries out system initialization, then system default pair
The first operating mode should be started, and the first error code testing or N error code testing are carried out according to the operational order of user terminal, if
The operational order is to carry out the first error code testing, then detection module configures the first operating mode of system, if the operational order
It is to carry out N error code testing, then system is switched to corresponding N reference clock, and configures system N operating mode, and system exists
Carry out error code testing before, first with default generate the first reference clock initialized, then according to operational order directly into
The first error code testing of row, or it is switched to N operating mode, the system start-up initialisation time can be reduced, working efficiency is improved,
And can be used in the error detection of the optic communication product of a variety of rates, to largely reduce high rate optical communication products
Production cost can be largely assemblied on the production line of high rate optical communication products, the scheduling and planning for optic communication product.
Based on the above technical solution, the present invention can also be improved as follows.
Further, the detection module includes detection unit, transmission unit and receiving unit；
The detection unit is used for initial according to first reference clock or the second reference clock activation system
Change, system default the first operating mode of corresponding starting, and is sent according to the operational order to the transmission unit and carry out first
Error code testing or the instruction of N error code testing, wherein if the operational order is to carry out N error code testing, system is switched to
Corresponding N reference clock and N operating mode；
The transmission unit is used to be instructed according to the first error code testing of carry out or N error code testing that receive to described
Optical module sends corresponding pseudo-random code sequence；
The receiving unit is used to receive the operation result of the optical module, and analyzes number of bit errors according to the operation result
According to and alarm data.
The beneficial effect of above-mentioned further scheme is: test instruction is sent to transmission unit by detection unit, by connecing
The operation result that unit receives optical module is received, and analyzes and acquire the error code data of pseudo-random code sequence simultaneously, and receive signal
Corresponding alarm data when losing with losing lock, to improve the accuracy rate of error detection.
Further, the transmission unit includes that subelement occurs for pattern, the pattern occurs subelement and is used for the light
Module sends corresponding pseudo-random code sequence.
The beneficial effect of above-mentioned further scheme is: by sending pseudo-random code sequence to optical module, to detect optical module
Error code data in the process of running.
Further, the receiving unit includes pattern detection sub-unit and alarm-monitor subelement, pattern detection
Unit is used to receive the operation result of the optical module, and analyzes error code data according to the operation result, and to the detection
Unit sends the error code data；The alarm-monitor subelement is used for according to error code data analysis alarm data, and to
The detection unit sends the alarm data.
The beneficial effect of above-mentioned further scheme is: during optical module runs pseudo-random code sequence, pattern detection
Unit is used to carry out statistics and analysis to the error code data generated in operational process, when generation Received Loss Of Signal and receives signal
When losing lock, alarm-monitor subelement generates corresponding alarm data.
Further, the error code data include that error code counts, current error rate and error code alert.
Further, the alarm data includes Received Loss Of Signal alarm and reception signal losing lock alarm.
Further, the priority of the alarm data is higher than the priority of the error code data.
The beneficial effect of above-mentioned further scheme is: issuing Received Loss Of Signal alarm in alarm-monitor subelement and receives
When signal losing lock alerts, the acquisition and analysis to error code data can be stopped, in time to improve the accuracy of error code data.
Further, the control module includes micro-control unit and FPGA, the micro-control unit is real by the FPGA
Now to the access control of the detection unit, the data interaction of the user terminal Yu the detection module is realized；The FPGA
For realizing the conversion of communication protocol between the micro-control unit and the detection unit.
The beneficial effect of above-mentioned further scheme is: due to cannot directly be led between micro-control unit and detection unit
Letter between micro-control unit and FPGA, uses different communication protocol between FPGA and detection unit, realize that two kinds lead to by FPGA
Believe the mutual conversion between agreement, and then realizes the data interaction between micro-control unit, user terminal and detection unit.
According to another aspect of the invention, a kind of detection method of multi tate error detection system is provided, including following
Step:
S01: clock module cooperates crystal oscillator module default to generate the first reference clock；
S02: detection module judges whether the first reference clock is ready to, if being not ready for, system starting failure is returned
It returns step S01 and carries out step S03 if the first reference clock is ready；
S03: the initialization of detection module activation system, system default the first operating mode of corresponding starting；
S04: detection module judges whether system initialization succeeds, if not succeeding, system starting failure, and return step
S01, if system initialization success, carries out step S05；
S05: detection module waits user terminal operations instruction, judges whether to the first error code testing, if so, carrying out
Step S06, if it is not, then carrying out step S07；
S06: if carrying out the first error code testing, detection module configures the first operating mode of system；
S07: if without the first error code testing, detection module judges whether to N error code testing, if it is not, then
Return step S05, if so, clock module switches N reference clock, detection module configures system N operating mode；
S08: detection module sends pseudo-random code sequence to optical module, and optical module receives pseudo-random code sequence, and runs；
S09: detection module receives optical module operation result, error code data is acquired from the operation result, and analyze institute
State error code data；
S10: user terminal inquires error code data by control module；
Wherein, the N is natural number.
The beneficial effects of the present invention are: cooperating clock module default to generate the first ginseng by crystal oscillator module when activation system
Clock is examined, system initialization is carried out, then the first operating mode of the corresponding starting of system default, and is referred to according to the operation of user terminal
It enables and carries out the first error code testing or N error code testing, if the operational order is to carry out the first error code testing, detection module
The first operating mode of configuration system, if the operational order is to carry out N error code testing, system is switched to corresponding N ginseng
Clock is examined, and configures system N operating mode, system is before carrying out error code testing, when being referred to first with defaulting generate first
Clock is initialized, and then directly carries out the first error code testing according to operational order, or be switched to N operating mode, can
The system start-up initialisation time is reduced, improves working efficiency, and can be used in the error detection of the optic communication product of a variety of rates,
To largely reduce the production cost of high rate optical communication products, it can largely be assemblied in the life of high rate optical communication products
Scheduling and planning in producing line, for optic communication product.
Detailed description of the invention
Fig. 1 is the module principle figure of error detection system of the present invention；
Fig. 2 is the flow chart of bit error detection method of the present invention.
Specific embodiment
The principle and features of the present invention will be described below with reference to the accompanying drawings, and the given examples are served only to explain the present invention, and
It is non-to be used to limit the scope of the invention.
As shown in Figure 1, a kind of multi tate error detection system comprising user terminal, control module, detection module, crystalline substance
Shake module, clock module and optical module；
The user terminal is used to send operational order to the detection module by the control module, is also used to receive
The error code data that the detection module is sent；
The crystal oscillator module is matched with the clock module, for generating the first reference clock or N reference clock,
And when system starting, default generates the first reference clock；
The detection module is used to be initialized according to the first reference clock activation system, the corresponding starting of system default the
One operating mode, and the first error code testing or N error code testing are carried out according to the operational order, it is sent to the optical module
Corresponding pseudo-random code sequence, wherein if the operational order is to carry out the first error code testing, detection module configures system the
One operating mode, if the operational order is to carry out N error code testing, system is switched to corresponding N reference clock, and matches
Set system N operating mode；Its operation result for being also used to receive optical module transmission, acquires number of bit errors from the operation result
According to, and analyze the error code data；
Wherein, the N is natural number；
The optical module sends operation knot to the detection module for receiving the pseudo-random code sequence, the rear of operation
Fruit.
First reference clock, first operating mode and first error code testing correspond, the N ginseng
Clock, the N operating mode and the N error code testing is examined to correspond；First operating mode and the N work
Mode respectively corresponds the operating mode under a kind of benchmark service rate, such as IEEE 802.3bm 40GE benchmark service rate, IEEE
802.3ba 100GE benchmark service rate and ITU OTL 4.4OTU4 benchmark service rate.
The detection module includes detection unit, transmission unit and receiving unit；
The detection unit is used to be initialized according to the first reference clock activation system, the corresponding starting of system default the
One operating mode, and sent according to the operational order to the transmission unit and carry out the first error code testing or the survey of N error code
Examination instruction, wherein if the operational order is to carry out N error code testing, system is switched to corresponding N reference clock, with
And N operating mode；
The transmission unit is used to be instructed according to the first error code testing of carry out or N error code testing that receive to described
Optical module sends corresponding pseudo-random code sequence；
The receiving unit is used to receive the operation result of the optical module, and analyzes number of bit errors according to the operation result
According to and alarm data.
The transmission unit includes that subelement occurs for pattern, and the pattern occurs subelement and is used to send to the optical module
Corresponding pseudo-random code sequence.
The receiving unit includes pattern detection sub-unit and alarm-monitor subelement, and the pattern detection sub-unit is used for
The operation result of the optical module is received, and error code data are analyzed according to the operation result, and send to the detection unit
The error code data；The alarm-monitor subelement is used to analyze alarm data according to the error code data, and to the detection
Unit sends the alarm data.
The error code data include that error code counts, current error rate and error code alert.
The alarm data includes Received Loss Of Signal alarm and reception signal losing lock alarm.
The priority of the alarm data is higher than the priority of the error code data.
The control module includes micro-control unit and FPGA, and the micro-control unit is realized by the FPGA to described
The access control of detection unit realizes the data interaction of the user terminal Yu the detection module；The FPGA for realizing
The conversion of communication protocol between the micro-control unit and the detection unit.
In the present embodiment, MD I/O communication agreement, the microcontroller list are used between the FPGA and the detection unit
It is first that SPI communication agreement is used between the FPGA；It cannot directly be carried out between the micro-control unit and the detection unit
Communication so realizing the mutual conversion between MDIO communication agreement and SPI communication agreement by the FPGA, and then realizes that user is whole
Data interaction between end and detection unit.
It further include power module, the power module is used to power to the detection module.
It further include Serdes module, the Serdes module is arranged between the detection module and the optical module, uses
The serioparallel exchange of interaction data and the change of interaction data rate between the completion detection module and the optical module,
Wherein, the interaction data includes the pseudo-random code sequence and the operation result.
The Serdes module includes data serioparallel exchange unit and clock recovery unit, the data serioparallel exchange unit
For realizing the serioparallel exchange of interaction data, and complete the Inspection of high rate error interface；The clock recovery unit is used
Reference clock source in the recovered clock from high data rate, as subsequent error detection.
As shown in Fig. 2, a kind of detection method of multi tate error detection system comprising following steps:
S01: clock module cooperates crystal oscillator module default to generate the first reference clock；
S02: detection module judges whether the first reference clock is ready to, if being not ready for, system starting failure is returned
It returns step S01 and carries out step S03 if the first reference clock is ready；
S03: the initialization of detection module activation system, system default the first operating mode of corresponding starting；
S04: detection module judges whether system initialization succeeds, if not succeeding, system starting failure, and return step
S01, if system initialization success, carries out step S05；
S05: detection module waits user terminal operations instruction, judges whether to the first error code testing, if so, carrying out
Step S06, if it is not, then carrying out step S07；
S06: if carrying out the first error code testing, detection module configures the first operating mode of system；
S07: if without the first error code testing, detection module judges whether to N error code testing, if it is not, then
Return step S05, if so, clock module switches N reference clock, detection module configures system N operating mode；
S08: detection module sends pseudo-random code sequence to optical module, and optical module receives pseudo-random code sequence, and runs；
S09: detection module receives optical module operation result, error code data is acquired from the operation result, and analyze institute
State error code data；
S10: user terminal inquires error code data by control module；
Wherein, the N is natural number.
Specifically, step S02 relevant operation of detection module into step S09 is carried out by detection unit；
Wherein, the concrete operations process of the step S08 is that detection unit starts transmission unit, by transmission unit
Pattern occurs subelement and sends pseudo-random code sequence to optical module, and optical module receives pseudo-random code sequence, and runs；
The concrete operations process of the step S09 is that receiving unit receives the operation result of optical module, detects son by pattern
Unit acquires error code data from the operation result, and analyzes the error code data, as alarm-monitor subelement according to
Error code data analyze alarm data；
In the step S10, the error code data that user terminal is inquired by control module include that error code is counted, currently missed
Code rate and error code alarm, moreover it is possible to inquire the alarm number including Received Loss Of Signal alerts and receives the alarm of signal losing lock
According to.
Wherein, the dedicated core of error code testing for the model VSC8248 that the detection unit is produced using Microsemi company
Piece, working principle and electric connecting relation are existing well-known technique, and details are not described herein.
In the optical module operational process, the step S09 is synchronous real time execution with the step S10.
In the step S10, if alarm-monitor subelement to alarm data, i.e., Received Loss Of Signal alarm and receives signal
Losing lock alarm, then pattern detection sub-unit stops analysis and update to error code data in the step S09, until alarm data
It disappears.
When generating Received Loss Of Signal alarm and receiving the alarm of signal losing lock, Received Loss Of Signal pair can be locked immediately
As, and reduce the influence that Received Loss Of Signal acquires error code data.
In the step S10, if user terminal inquires alarm data, user terminal can be according to Received Loss Of Signal
Alarm and reception signal losing lock warning information position the measurand to break down, and the measurand is to transport in optical module
Capable pseudo-random code sequence.
The foregoing is merely presently preferred embodiments of the present invention, is not intended to limit the invention, it is all in spirit of the invention and
Within principle, any modification, equivalent replacement, improvement and so on be should all be included in the protection scope of the present invention.
Claims (9)
1. a kind of multi tate error detection system, it is characterised in that: including user terminal, control module, detection module, crystal oscillator mould
Block, clock module and optical module；
The user terminal is used to send operational order to the detection module by the control module, is also used to receive described
The error code data that detection module is sent；
The crystal oscillator module is matched with the clock module, for generating the first reference clock or N reference clock, and is
When system starting, default generates the first reference clock；
The detection module is used to be initialized according to the first reference clock activation system, system default the first work of corresponding starting
Operation mode, and the first error code testing or N error code testing are carried out according to the operational order, it is sent to the optical module corresponding
Pseudo-random code sequence, wherein if the operational order be carry out the first error code testing, detection module configure the first work of system
Operation mode, if the operational order is to carry out N error code testing, system is switched to corresponding N reference clock, and configures and be
It unites N operating mode；Its operation result for being also used to receive optical module transmission, acquires error code data from the operation result,
And analyze the error code data；
Wherein, the N is natural number；
The optical module sends operation result to the detection module for receiving the pseudo-random code sequence, the rear of operation.
2. a kind of multi tate error detection system according to claim 1, it is characterised in that: the detection module includes detection
Unit, transmission unit and receiving unit；
The detection unit is used to be initialized according to the first reference clock activation system, system default the first work of corresponding starting
Operation mode, and referred to according to the operational order to transmission unit transmission the first error code testing of progress or N error code testing
It enables, wherein if the operational order is to carry out N error code testing, system is switched to corresponding N reference clock and N
Operating mode；
The transmission unit is used to be instructed according to the first error code testing of carry out or N error code testing that receive to the optical mode
Block sends corresponding pseudo-random code sequence；
The receiving unit is used to receive the operation result of the optical module, and according to the operation result analyze error code data and
Alarm data.
3. a kind of multi tate error detection system according to claim 2, it is characterised in that: the transmission unit includes pattern
Subelement occurs, the pattern occurs subelement and is used to send corresponding pseudo-random code sequence to the optical module.
4. a kind of multi tate error detection system according to claim 2, it is characterised in that: the receiving unit includes pattern
Detection sub-unit and alarm-monitor subelement, the pattern detection sub-unit are used to receive the operation result of the optical module, and
Error code data are acquired according to the operation result, and send the error code data to the detection unit；Alarm-monitor
Unit is used to analyze alarm data according to the error code data, and sends the alarm data to the detection unit.
5. a kind of multi tate error detection system according to claim 4, it is characterised in that: the error code data include error code
It counts, current error rate and error code alert.
6. a kind of multi tate error detection system according to claim 5, it is characterised in that: the alarm data includes receiving
Loss of signal alarm and reception signal losing lock alarm.
7. a kind of multi tate error detection system according to claim 6, it is characterised in that: the priority of the alarm data
Higher than the priority of the error code data.
8. a kind of multi tate error detection system according to claim 2, it is characterised in that: the control module includes micro-control
Unit and FPGA processed, the micro-control unit are realized by the FPGA to the access control of the detection unit, described in realization
The data interaction of user terminal and the detection module；The FPGA is for realizing the micro-control unit and the detection unit
Between communication protocol conversion.
9. a kind of detection method of multi tate error detection system, which comprises the following steps:
S01: clock module cooperates crystal oscillator module default to generate the first reference clock；
S02: detection module judges whether the first reference clock is ready to, if being not ready for, system starting failure returns to step
Rapid S01 carries out step S03 if the first reference clock is ready；
S03: the initialization of detection module activation system, system default the first operating mode of corresponding starting；
S04: detection module judges whether system initialization succeeds, if not succeeding, system starting failure, and return step S01,
If system initialization success, carries out step S05；
S05: detection module waits user terminal operations instruction, judges whether to the first error code testing, if so, carrying out step
S06, if it is not, then carrying out step S07；
S06: if carrying out the first error code testing, detection module configures the first operating mode of system；
S07: if without the first error code testing, detection module judges whether to N error code testing, if it is not, then returning
Step S05, if so, clock module switches N reference clock, detection module configures system N operating mode；
S08: detection module sends pseudo-random code sequence to optical module, and optical module receives pseudo-random code sequence, and runs；
S09: detection module receives optical module operation result, error code data is acquired from the operation result, and analyze the mistake
Code data；
S10: user terminal inquires error code data by control module；
Wherein, the N is natural number.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810974561.XA CN109194392A (en) | 2018-08-24 | 2018-08-24 | A kind of multi tate error detection system and its detection method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810974561.XA CN109194392A (en) | 2018-08-24 | 2018-08-24 | A kind of multi tate error detection system and its detection method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109194392A true CN109194392A (en) | 2019-01-11 |
Family
ID=64919816
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810974561.XA Pending CN109194392A (en) | 2018-08-24 | 2018-08-24 | A kind of multi tate error detection system and its detection method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109194392A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110855353A (en) * | 2019-11-19 | 2020-02-28 | 中电科仪器仪表有限公司 | Error code tester and test system suitable for various types of optical modules |
| CN111722832A (en) * | 2020-06-19 | 2020-09-29 | 西安微电子技术研究所 | Satellite load data simulation source testing method and device |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201341143Y (en) * | 2007-11-24 | 2009-11-04 | 苏州旭创科技有限公司 | High-speed digital communication error code tester |
| CN101895353A (en) * | 2010-07-07 | 2010-11-24 | 东莞市铭普实业有限公司 | Multi-speed bite error analysis and detecting instrument capable of detecting four units |
| CN203482212U (en) * | 2013-10-22 | 2014-03-12 | 成都欧飞凌通讯技术有限公司 | Multirate bit error tester |
| WO2015158178A1 (en) * | 2014-04-16 | 2015-10-22 | 烽火通信科技股份有限公司 | System, method and apparatus for automatically testing otn protection switching |
| CN105634861A (en) * | 2015-12-23 | 2016-06-01 | 中国电子科技集团公司第四十一研究所 | New type serial error code tester |
| CN207543110U (en) * | 2017-12-19 | 2018-06-26 | 武汉恒泰通技术有限公司 | A kind of low speed optical module of embedded error code testing function |
-
2018
- 2018-08-24 CN CN201810974561.XA patent/CN109194392A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201341143Y (en) * | 2007-11-24 | 2009-11-04 | 苏州旭创科技有限公司 | High-speed digital communication error code tester |
| CN101895353A (en) * | 2010-07-07 | 2010-11-24 | 东莞市铭普实业有限公司 | Multi-speed bite error analysis and detecting instrument capable of detecting four units |
| CN203482212U (en) * | 2013-10-22 | 2014-03-12 | 成都欧飞凌通讯技术有限公司 | Multirate bit error tester |
| WO2015158178A1 (en) * | 2014-04-16 | 2015-10-22 | 烽火通信科技股份有限公司 | System, method and apparatus for automatically testing otn protection switching |
| CN105634861A (en) * | 2015-12-23 | 2016-06-01 | 中国电子科技集团公司第四十一研究所 | New type serial error code tester |
| CN207543110U (en) * | 2017-12-19 | 2018-06-26 | 武汉恒泰通技术有限公司 | A kind of low speed optical module of embedded error code testing function |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110855353A (en) * | 2019-11-19 | 2020-02-28 | 中电科仪器仪表有限公司 | Error code tester and test system suitable for various types of optical modules |
| CN110855353B (en) * | 2019-11-19 | 2021-08-06 | 中电科思仪科技股份有限公司 | Error code tester and test system suitable for various types of optical modules |
| CN111722832A (en) * | 2020-06-19 | 2020-09-29 | 西安微电子技术研究所 | Satellite load data simulation source testing method and device |
| CN111722832B (en) * | 2020-06-19 | 2022-08-02 | 西安微电子技术研究所 | Satellite load data simulation source testing method and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109039450B (en) | Multi-rate error code detection device and detection method thereof | |
| US7860965B1 (en) | System and method for network traffic and I/O transaction monitoring of a high speed communications network | |
| US7177924B2 (en) | Command line interface processor with dynamic update of attribute dependencies | |
| US20070276935A1 (en) | Method for Processing Asynchronous Communication Mechanism Based on Simple Network Management Protocol | |
| EP2456127B1 (en) | Method, system and apparatus for diagnosing physical downlink failure | |
| CN109194392A (en) | A kind of multi tate error detection system and its detection method | |
| EP3809636B1 (en) | Time delay measuring method and network device | |
| CN106656562B (en) | A kind of OLT batch issues the detection method and device of ONU configuration | |
| JP2019534609A (en) | Network management information receiving / transmitting method, apparatus, transmitting apparatus, and receiving apparatus | |
| US20180287884A1 (en) | Cross-layer link discovery | |
| US8065571B2 (en) | Storage area network (SAN) link integrity tester | |
| CN109194393B (en) | Multi-rate error code testing device and testing method thereof | |
| CN109347685B (en) | Network equipment, logic device and notification information transmission method | |
| CN101667953B (en) | Reporting method of rapid looped network physical link state and device therefor | |
| CN109194391B (en) | Error code detection system and detection method thereof | |
| CN109194394A (en) | A kind of device for detecting code error | |
| CN109100116A (en) | A kind of optical module fault diagnosis system and method | |
| CN109217921B (en) | Error code testing device and testing method thereof | |
| CN111541958A (en) | Optical interface rate self-adaption method, equipment, device and readable storage medium | |
| CN114844821B (en) | Network automatic discovery method, device, equipment and storage medium | |
| CN109067457B (en) | Multi-rate error code analysis detector | |
| CN112312376B (en) | Method and system for remotely and interactively managing multifunctional electric meter | |
| CN115883675A (en) | Extensible SPI bus and CAN bus data conversion method | |
| CN108173699B (en) | CPU high-efficiency processing method based on Marvell exchange chip when obtaining message source port | |
| CN114003549B (en) | 5G radio frequency unit testing method and device based on heterogeneous SOC |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190111 |