CN109147839B - Device and system with Yixin calculation and random access functions - Google Patents
Device and system with Yixin calculation and random access functions Download PDFInfo
- Publication number
- CN109147839B CN109147839B CN201810942929.4A CN201810942929A CN109147839B CN 109147839 B CN109147839 B CN 109147839B CN 201810942929 A CN201810942929 A CN 201810942929A CN 109147839 B CN109147839 B CN 109147839B
- Authority
- CN
- China
- Prior art keywords
- spin
- memory
- yixin
- calculator
- calculation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
Abstract
The invention discloses a device and a system with Yixin calculation and random access memory functions. The invention has the advantages of simple and compact structure, low cost, capability of integrating Yixin calculation and random memory access functions, high hardware utilization rate, low power consumption and the like.
Description
Technical Field
The invention relates to the technical field of Yixin computation, in particular to a device and a system with Yixin computation and random storage access functions.
Background
The combinatorial optimization problem is a common problem, such as a travelling salesman problem, a maximal segmentation problem and the like, the traditional von Neumann architecture is difficult to solve the combinatorial optimization problem efficiently, and an Exin chip based on an Exin model has high parallelism and a computing unit is positioned beside a data memory, so that the Exin chip can solve the combinatorial optimization problem efficiently. As shown in fig. 1, the conventional ising chip uses a spin computation node as a basic unit, and spin values are mutually transmitted between the connected basic units, each basic unit is composed of a coefficient memory, a spin memory and a next spin calculator, wherein the coefficient memory only has a random writing capability for writing the ising model coefficients mapped by an input problem; the spin memory only has random reading capability and is used for reading a final spin value, the coefficient of the Esin model is written in through the coefficient writing port, and the spin reading port reads the final spin value. The yixin chip structured as above can be used only for yixin computation, and cannot perform other operations such as random memory access.
The process of solving the problem by using the Yixinchi chip is as follows: firstly, mapping a problem to be solved into an Exin model coefficient by using a software algorithm; secondly, loading the coefficient into a coefficient memory of an Yixin chip; then, each spin calculation node continuously iterates to calculate the next spin value by using the next spin calculator until the iteration number reaches a set value; finally, the value of the final spin memory, i.e. the solution to the original input problem, is read. It can be seen from the above solving process that the yixin chip cannot be used alone, and a computer is needed to help complete part of the computing tasks in the preparation work, so that the yixin chip is generally integrated into a computer chip at present to form a "computer-yixin" system for use, but in the system, because the yixin chip can only be used for yixin computing, when an input problem is not an yixin computing problem, the yixin chip is in an idle state, which may cause idle and waste of hardware resources, especially when the yixin computing rate is low in the whole computing process, a great resource waste may be caused, and therefore how to improve the hardware resource utilization rate of the yixin chip in the "computer-yixin" system is an urgent problem to be solved at present.
Disclosure of Invention
The technical problem to be solved by the invention is as follows: aiming at the technical problems in the prior art, the invention provides the device and the system which have simple and compact structure, low cost, high hardware utilization rate and low power consumption and have the functions of Yixin computation and random access memory.
In order to solve the technical problems, the technical scheme provided by the invention is as follows:
the device with the functions of Isaxin calculation and random access memory comprises a spin calculation node unit and a mode controller which are connected with each other, wherein the mode controller controls the spin calculation node unit to execute spin calculation in an Isaxin calculation mode, and a memory in the spin calculation node unit is used as a random memory to read and write data in a random access memory mode.
As a further improvement of the invention: the spin calculation node unit comprises a coefficient memory, a spin memory and a next spin calculator which are connected with each other, when in an Isxin calculation mode, the coefficient memory provides an Exin model coefficient required by calculation for the next spin calculator, and the next spin calculator calculates a next spin value according to the coefficient stored in the coefficient memory and the spin value provided by the spin calculation node unit connected with the current spin calculation node unit and writes the next spin value into the spin memory until the number of iterations reaches a set value; when in the random access mode, part or all of the coefficient memory and the spin memory are used as random access memories.
As a further improvement of the invention: the storage unit of the coefficient memory is provided with more than one read-write port and a local data read-out port, the read-write ports are used for loading of the Esino model coefficients or random access, and the local data read-out ports are used for providing the required Esino model coefficients to the next spin calculator.
As a further improvement of the invention: the read-write port in the storage unit of the coefficient memory comprises a read-write operation shared port or a read port and a write port which are separately arranged.
As a further improvement of the invention: the storage unit of the spin memory is provided with more than one read-write port, more than one local data read-out port and more than one local data write-in end, the read-write ports are used for reading or random storage access of the final spin value of the Esino model, the local data read-out ports are used for reading the spin value, and the local data write-in ports are used for writing the next spin state obtained by calculation of the next spin calculator.
As a further improvement of the invention: the read-write port in the storage unit of the spin memory comprises a read-write operation shared port or a read port and a write port which are separately arranged.
As a further improvement of the invention: the first control circuit and the second control circuit are respectively connected with the mode controller, the next spin calculator controls the access of the local spin value output by the coefficient memory through the first control circuit, and controls the access of the external spin value through the second control circuit.
As a further improvement of the invention: the first control circuit is a first multiplexer, two input ends of the first multiplexer are respectively connected with the output of the coefficient memory and a preset fixed level signal, a control end is connected with the mode controller, an output end is connected with a local spin value input end of the next spin calculator, the second control circuit is a second multiplexer, two input ends of the second multiplexer are respectively connected with an external spin value and a preset fixed level signal, a control end is connected with the mode controller, and an output end is connected with an external spin value input end of the next spin calculator; when in an Yixin computing mode, the first multiplexer selects a local spin value, and the second multiplexer selects an external spin value to be input to the next spin calculator; when the spin calculator is in a random access mode, the first multiplexer and the second multiplexer select the preset fixed level signal and input the preset fixed level signal to the next spin calculator.
As a further improvement of the invention: the output end of the next spin calculator is also provided with a control switch circuit, the control switch circuit is connected with the mode controller, when the next spin calculator is in an Yixin calculation mode, the control switch circuit is used for controlling the disconnection between the next spin calculator and the spin memory, and when the next spin calculator is in a random memory access mode, the control switch circuit is used for controlling the connection of the output of the next spin calculator to the spin memory.
The invention further provides a system with functions of Yixin calculation and random access memory, which comprises an Yixin chip, wherein a basic unit in the Yixin chip comprises the devices, in the Yixin calculation mode, each device completes Yixin calculation under the control of the mode controller, and in the random access memory mode, each device performs data reading and writing by using the memory in the spin calculation node unit as a random access memory under the control of the mode controller.
Compared with the prior art, the invention has the advantages that:
1. the spin calculation node unit is controlled by the mode controller to realize two working modes, the spin calculation node unit executes spin calculation in the Yixin calculation mode, and the memory in the spin calculation node unit is used as the random memory for data reading and writing in the random memory access mode, so that the Yixin calculation and random memory access capacities can be realized simultaneously, Yixin calculation is executed if the problem is solved by an Yixin chip, and the Yixin calculation is used as the random memory if the problem is not solved by the Yixin chip, hardware resource waste can be effectively avoided, and the resource utilization rate of the device is greatly improved.
2. The invention further configures the interface of the spin calculation node unit and the interfaces of the coefficient memory and the spin memory in the spin calculation node unit, so that the invention can simultaneously support two working modes of Yixin calculation and random memory access, and can ensure that the Yixin calculation and random memory access can be realized.
3. The input of the next spin calculator is further controlled by the control circuit, so that the input signal of the next spin calculator can be selected, and the data required by the next spin is accessed only in the Yixin calculation mode, so that the dynamic power consumption of the next spin calculator in the random storage mode can be avoided, and the system power consumption is further reduced; by setting the control switch circuit so that the output of the next spin calculator can be controlled, the output of the next spin calculator is turned off when the spin calculator is in the Yixin calculation mode, and resource waste can be further reduced.
Drawings
Fig. 1 is a schematic diagram of the structural principle of the basic unit in a conventional yixin chip.
Fig. 2 is a schematic structural diagram of the apparatus having both the yixin computing function and the random access memory function according to the present embodiment.
Fig. 3 is a schematic diagram of an interface structure of a storage unit of a coefficient memory in an embodiment of the present invention.
FIG. 4 is a diagram illustrating an interface structure of a memory cell of a spin memory according to an embodiment of the present invention.
FIG. 5 is a logic diagram of the interface of the next spin calculator in an embodiment of the present invention.
Fig. 6 is a schematic structural diagram of an apparatus having both the functions of yixin computation and random access memory according to an embodiment of the present invention.
Fig. 7 is a schematic structural diagram of a system having both functions of yixin computation and random access memory according to this embodiment.
Fig. 8 is a schematic view of the structural principle of the basic unit in this embodiment.
Illustration of the drawings: 1. a spin compute node unit; 11. a coefficient memory; 12. a spin memory; 13. a next spin calculator; 14. a first control circuit; 15. a second control circuit; 16. a control switch circuit; 2. a mode controller.
Detailed Description
The invention is further described below with reference to the drawings of the specification and to specific preferred embodiments, without thereby limiting the scope of protection of the invention.
As shown in fig. 2, the apparatus having both the yixin computation and the random access memory functions of the present embodiment includes a spin computation node unit 1 and a mode controller 2 connected to each other, where the mode controller 2 controls the spin computation to be performed by the spin computation node unit 1 in the yixin computation mode, and performs data reading and writing from and to the random access memory in the spin computation node unit 1 in the random access memory access mode.
In the embodiment, the mode controller 2 is arranged on the basis of a basic unit structure in an Yixin chip to control and realize two working modes, in the Yixin calculation mode, the spin calculation node unit 1 executes spin calculation, in the random storage access mode, a memory in the spin calculation node unit 1 is used as a random access memory to read and write data, so that the Yixin calculation and random storage access capacities can be simultaneously realized, in the Yixin chip problem solving process, Yixin calculation is executed if the problem is solved by the Yixin calculation, and if the problem is not solved by the Yixin calculation, the random access memory is used, so that the waste of hardware resources can be effectively avoided, the resource utilization rate of the device is greatly improved, and the system power consumption is reduced.
In this embodiment, the spin calculation node unit 1 includes a coefficient memory 11, a spin memory 12, and a next spin calculator 13 that are connected to each other, and when in the ising calculation mode, the coefficient memory 11 provides the coefficients of an ising model required for calculation to the next spin calculator 13, and the next spin calculator 13 calculates the next spin value from the coefficients stored in the spin memory 12 and the spin value provided by the spin calculation node unit 1 connected to the current spin calculation node unit, and writes the next spin value into the spin memory 12 until the number of iterations reaches a set value; when in the random access mode, the coefficient memory 11 and the spin memory 12 are partially or entirely used as random memories.
Specifically, on the basis of a traditional yixin chip, a mode controller 2 is configured for each spin calculation node unit 1 in the yixin chip, and the mode controller 2 controls each spin calculation node unit 1 to execute an yixin calculation mode or a random access memory mode; when the spin calculator is configured in the Yixin calculation mode, the coefficient memory 11 provides required Yixin model coefficients for the next spin calculator 13, and the next spin calculator 13 continuously calculates a next spin value according to the coefficient stored by the spin calculation node and the self-rotation value of the connected spin calculation node and writes the next spin value into the spin memory 12 until the iteration number reaches a set value; when configured in the random access mode, the coefficient memory 11 and the spin memory 12 are used as a random access memory in whole or in part, so that data can be written into and read out from the memories in accordance with an inputted address.
In order to simultaneously support the above two working modes of yixin computation and random access, the data interface of the spin computation node unit 1 includes a write port for writing the yixin model coefficients, a read port for reading the final spin value, and a random access port for random access, where the write port and the read port may be separately set, or a read-write common port may be used, and the random access port may be set independently, or may be configured such that all the read port, the write port, or the read-write common port may be used for random access.
In this embodiment, the storage unit of the coefficient memory 11 is provided with more than one read/write port and a local data read port, the read/write port is used for loading the izod model coefficient or accessing the random access memory, and the local data read port is used for providing the required izod model coefficient to the next spin calculator 13, so that two working modes of the izod calculation and the random access memory can be simultaneously supported. The write port and the read port in the storage unit of the coefficient memory 11 may be separately set, or a read-write common port may be used, and the random access port may be independently set, or may be configured such that all the read port, the write port, or the read-write common port may be used for random access.
As shown in fig. 3 and 6, in the embodiment of the present invention, the storage unit of the coefficient memory 11 has a read port, a write port, and a local data read port, where the write port is used for loading the izod model coefficients, the read/write ports are both used for random access, and the local data read port is connected to the next spin calculator of the spin calculation node to provide the spin calculator with the required izod model coefficients.
In this embodiment, the storage unit of the spin memory 12 is further provided with more than one read/write port, more than one local data read port, and more than one local data write end, where the read/write port is used for reading the final spin value of the ixing model or accessing the random access, the local data read port is used for reading the spin value, and the local data write port is used for writing the next spin state calculated by the next spin calculator 13, so that two working modes of the ixing calculation and the random access can be simultaneously supported. The write port and the read port in the storage unit of the spin memory 12 may be separately set, or a read-write common port may be used, and the random access port may be independently set, or may be configured such that all the read port, the write port, or the read-write common port may be used for random memory access.
As shown in fig. 4 and 6, the memory cell of the spin memory 12 in the embodiment of the present invention has a read port, a write port, a local data read port and a local data write port, wherein the read port is used for reading the final spin value, the read/write ports are used for random memory access, the local data read port is connected to the next spin calculator of the connected spin calculation node to provide the required connected spin value, and the local data write port is connected to the next spin calculator of the spin calculation node to write the calculated next spin state into the spin memory.
In this embodiment, a first control circuit 14 is disposed at a local spin value input terminal of the next spin calculator 13, a second control circuit 15 is disposed at an external spin value input terminal of the next spin calculator 1), the first control circuit 14 and the second control circuit 15 are respectively connected to the mode controller 2, and the next spin calculator 13 controls the access of the local spin value output by the coefficient memory 11 through the first control circuit 14 and controls the access of the external spin value through the second control circuit 15. In the random access mode, the next spin calculator 13 should be in an idle state, that is, the next spin calculator 13 does not participate in the operation in the random access mode, and in this embodiment, the first control circuit 14 and the second control circuit 15 are arranged to control the input of the next spin calculator 13, so that the data required for the next spin is accessed only in the yixin calculation mode, the dynamic power consumption of the next spin calculator 13 in the random access mode can be avoided, and the system power consumption is further reduced.
In this embodiment, the first control circuit 14 and the second control circuit 15 adopt multiplexers, the first control circuit 14 is a first multiplexer, two input ends of the first multiplexer are respectively connected to the output of the coefficient memory 11 and a preset fixed level signal, a control end is connected to the mode controller 2, an output end is connected to the local spin value input end of the next spin calculator 13, the second control circuit 15 is a second multiplexer, two input ends of the second multiplexer are respectively connected to an external spin value (specifically, a spin value output by a connected spin calculation node) and a preset fixed level signal, a control end is connected to the mode controller 2, and an output end is connected to the external spin value input end of the next spin calculator 13; when in the yixin calculation mode, the first multiplexer selects a local spin value (a spin value output by the coefficient memory 11), and the second multiplexer selects an external spin value (a spin value output by the connected spin calculation node) to be input to the next spin calculator 13, so as to complete the spin calculation; when in the random access mode, the first multiplexer and the second multiplexer select a predetermined fixed level signal and input the selected signal to the next spin calculator 13.
In this embodiment, the preset fixed level signal specifically adopts a "0" or "1" fixed level signal, and when the current spin calculator is in the yixin calculation mode, the next spin calculator 13 selects data required for calculating the next spin as an input signal through the first control circuit 14 and the second control circuit 15; when in the random access mode, all input signals of the next spin calculator 13 are fixed to "0" or "1".
The present embodiment further provides a control switch circuit 16 at the output end of the next spin calculator 13, the control switch circuit 16 is connected to the mode controller 2, when in the yixin calculation mode, the control switch circuit 16 controls to disconnect the connection between the next spin calculator 13 and the spin memory 12, and when in the random memory access mode, the control switch circuit controls to connect the output of the next spin calculator 13 to the spin memory 12. Resource waste can be further reduced by setting the control switch circuit 16 so that the connection relationship of all the output signals of the next spin calculator 13 is selectable, the output of the next spin calculator is disconnected when in the yixin calculation mode, and the output of the next spin calculator is connected when in the random memory access mode.
As shown in fig. 5 and 6, all input signals of the next spin calculator 13 in this embodiment are input into the next spin calculator after passing through the multiplexer, and are controlled by the mode controller 2 to generate the operating mode indicating signal, and when the operating mode indicating signal indicates that the current operating mode is in the yixin calculating mode, data (coefficient, spin, random signal) required for calculating the next spin is selected as the input signal; when the working mode indicating signal shows that the random access mode is currently in, all the input signals are fixed to be '0' or '1'; the connection relationship of all the output signals of the next spin calculator 13 is selectable, and when the operation mode indicating signal shows that the current is in the Yixin calculation mode, the output of the next spin calculator 13 is disconnected; when the operating mode indicating signal indicates that the random access mode is currently being used, the output of the next spin calculator 13 is connected.
As shown in fig. 7, the system having both the yixin computing function and the random access memory function in this embodiment includes an yixin chip, a spin computing node array in the yixin chip uses a spin computing node as a basic unit, and spin values are mutually transmitted between connected basic units, the basic unit includes the above-mentioned device having both the yixin computing function and the random access memory function, that is, a mode controller 2 is provided for each spin computing node unit 1, in the yixin computing mode, yixin computing is completed by each device under the control of the mode controller 2, spin computing is performed by each spin computing node unit 1, and in the random access memory mode, each device performs data reading and writing by using a memory in the spin computing node unit 1 as a random access memory under the control of the mode controller 2. The system of the embodiment further comprises a decoder for address decoding, a random signal generator for generating a random signal, and a data IO for data exchange with the outside.
In this embodiment, each basic unit in the yixin chip is composed of a coefficient memory 11, a spin memory 12 and a next spin calculator 13, as shown in fig. 8, the connectivity of the basic unit is k, that is, k basic units are connected, the coefficient memory 11 has k +1 in total and is used for storing the interaction coefficient J with the connected basic units1、J2、…、JkAnd an external magnetic field coefficient h, the spin memory 12 stores spin values of the basic cell; next one isThe inputs to the spin calculator 13 include: coefficient of elementary cell memory, spin value sigma of connected elementary cell memory1、σ2、…、σkAnd a random signal, and the calculated next spin value is written in the spin memory 12.
The foregoing is considered as illustrative of the preferred embodiments of the invention and is not to be construed as limiting the invention in any way. Although the present invention has been described with reference to the preferred embodiments, it is not intended to be limited thereto. Therefore, any simple modification, equivalent change and modification made to the above embodiments according to the technical spirit of the present invention should fall within the protection scope of the technical scheme of the present invention, unless the technical spirit of the present invention departs from the content of the technical scheme of the present invention.
Claims (7)
1. An apparatus for providing yixin computation and random access memory (ram) functionality, comprising: the self-adaptive spin computation system comprises a spin computation node unit (1) and a mode controller (2) which are connected with each other, wherein the mode controller (2) controls the spin computation node unit (1) to execute spin computation in an Isaxin computation mode, and a memory in the spin computation node unit (1) is used as a random memory to read and write data in a random memory access mode; the spin calculation node unit (1) comprises a coefficient memory (11), a spin memory (12) and a next spin calculator (13) which are connected with each other, when in an Isaic calculation mode, the coefficient memory (11) provides an Isaic model coefficient required by calculation for the next spin calculator (13), and the next spin calculator (13) calculates a next spin value according to the coefficient stored by the spin memory (12) and a spin value provided by the spin calculation node unit (1) connected with the current spin calculation node unit and writes the spin memory (12) until the number of iterations reaches a set value; when in a random access mode, part or all of the coefficient memory (11) and the spin memory (12) are used as random memories; the storage unit of the coefficient memory (11) is provided with more than one read-write port and a local data read-out port, the read-write ports are used for loading of the Esino model coefficients or random access, and the local data read-out ports are used for providing the required Esino model coefficients to the next spin calculator (13); the storage unit of the spin memory (12) is provided with more than one read-write port, more than one local data read-out port and more than one local data write-in end, the read-write ports are used for reading or random storage access of the final spin value of the Esino model, the local data read-out ports are used for reading the spin value, and the local data write-in ports are used for writing the next spin state obtained by calculation of the next spin calculator (13).
2. The apparatus of claim 1, wherein the apparatus has both functions of yixin computation and random access memory, and wherein: the read-write port in the storage unit of the coefficient memory (11) comprises a read-write operation shared port or a read port and a write port which are separately arranged.
3. The device with the functions of both yixin computation and random access memory as claimed in claim 1, characterized in that the read and write ports in the memory cells of the spin memory (12) comprise a common port for read and write operations or a separately arranged read and write port.
4. Device with both incarnation calculation and random access memory functions according to claim 1 or 2 or 3, characterized in that: a first control circuit (14) is arranged at a local spin value input end in the next spin calculator (13), a second control circuit (15) is arranged at an external spin value input end in the next spin calculator (13), the first control circuit (14) and the second control circuit (15) are respectively connected with the mode controller (2), the next spin calculator (13) controls the access of the local spin value output by the coefficient memory (11) through the first control circuit (14), and controls the access of the external spin value through the second control circuit (15).
5. The apparatus of claim 4, wherein the apparatus has both functions of yixin computation and random access memory, and wherein: the first control circuit (14) is a first multiplexer, two input ends of the first multiplexer are respectively connected with the output of the coefficient memory (11) and a preset fixed level signal, a control end of the first multiplexer is connected with the mode controller (2), an output end of the first multiplexer is connected with a local spin value input end of the next spin calculator (13), the second control circuit (15) is a second multiplexer, two input ends of the second multiplexer are respectively connected with an external spin value and a preset fixed level signal, a control end of the second multiplexer is connected with the mode controller (2), and an output end of the second multiplexer is connected with an external spin value input end of the next spin calculator (13); when in the Yixin computing mode, the first multiplexer selects a local spin value, and the second multiplexer selects an external spin value to be input to the next spin calculator (13); when the spin calculator is in a random access mode, the first multiplexer and the second multiplexer select the preset fixed level signal and input the signal to the next spin calculator (13).
6. Device with both incarnation calculation and random access memory functions according to claim 1 or 2 or 3, characterized in that: the output end of the next spin calculator (13) is also provided with a control switch circuit (16), the control switch circuit (16) is connected with the mode controller (2), when in an Yixin calculation mode, the control switch circuit (16) is used for controlling the disconnection between the next spin calculator (13) and the spin memory (12), and when in a random memory access mode, the control switch circuit is used for controlling the connection of the output of the next spin calculator (13) to the spin memory (12).
7. A system having both yixin computing and random access memory functions, comprising: the method comprises an Yixin chip, wherein a basic unit of the Yixin chip comprises the devices as claimed in any one of claims 1-6, each device completes Yixin calculation under the control of the mode controller (2) in an Yixin calculation mode, and each device performs data reading and writing as a random memory from a memory in the spin calculation node unit (1) under the control of the mode controller (2) in a random memory access mode.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810942929.4A CN109147839B (en) | 2018-08-17 | 2018-08-17 | Device and system with Yixin calculation and random access functions |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810942929.4A CN109147839B (en) | 2018-08-17 | 2018-08-17 | Device and system with Yixin calculation and random access functions |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109147839A CN109147839A (en) | 2019-01-04 |
| CN109147839B true CN109147839B (en) | 2020-07-07 |
Family
ID=64789999
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810942929.4A Active CN109147839B (en) | 2018-08-17 | 2018-08-17 | Device and system with Yixin calculation and random access functions |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109147839B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112486244A (en) * | 2019-09-11 | 2021-03-12 | 华为技术有限公司 | Optical computing device and optical signal processing method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1056356A (en) * | 1990-03-16 | 1991-11-20 | 德克萨斯仪器股份有限公司 | Distributed processing memory |
| JP2016051491A (en) * | 2014-08-29 | 2016-04-11 | 株式会社日立製作所 | Semiconductor device |
| CN107103358A (en) * | 2017-03-24 | 2017-08-29 | 中国科学院计算技术研究所 | Processing with Neural Network method and system based on spin transfer torque magnetic memory |
-
2018
- 2018-08-17 CN CN201810942929.4A patent/CN109147839B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1056356A (en) * | 1990-03-16 | 1991-11-20 | 德克萨斯仪器股份有限公司 | Distributed processing memory |
| JP2016051491A (en) * | 2014-08-29 | 2016-04-11 | 株式会社日立製作所 | Semiconductor device |
| CN107103358A (en) * | 2017-03-24 | 2017-08-29 | 中国科学院计算技术研究所 | Processing with Neural Network method and system based on spin transfer torque magnetic memory |
Non-Patent Citations (2)
| Title |
|---|
| Accelerator Chip for Ground-state Searches of Ising Model with Asynchronous Random Pulse;Masato Hayashi等;《International Journal of Networking and Computing》;20160630;第6卷(第2期);第195-211页 * |
| 计算机芯片上的伊辛模型;Rachel Courtland;《科技纵览》;20170131(第1期);第9-10页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109147839A (en) | 2019-01-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11194579B2 (en) | Memory device supporting skip calculation mode and method of operating the same | |
| CN112035381B (en) | Storage system and storage data processing method | |
| US9026870B2 (en) | Memory module and a memory test system for testing the same | |
| CN111433758A (en) | Programmable operation and control chip, design method and device thereof | |
| CN113517009A (en) | Storage and calculation integrated intelligent chip, control method and controller | |
| CN114296638B (en) | Storage and calculation integrated solid state disk controller and related device and method | |
| KR20220054633A (en) | operation mode register | |
| CN111194466A (en) | Memory device with multiple delay sets and operating method thereof | |
| CN109147839B (en) | Device and system with Yixin calculation and random access functions | |
| CN107123438B (en) | Method for simulating multi-port and simulated multi-port memory | |
| JPH0146946B2 (en) | ||
| JP7343257B2 (en) | Host system, method and system | |
| US6324122B1 (en) | RAM synchronized with a signal | |
| CN104575598A (en) | Resistive memory device, operating method thereof, and system having the same | |
| CN112578895A (en) | Reducing power consumption due to standby leakage current in non-volatile memory | |
| EP4141662A1 (en) | Deferred ecc (error checking and correction) memory initialization by memory scrub hardware | |
| US20190228811A1 (en) | Activation of memory core circuits in an integrated circuit | |
| JP3872922B2 (en) | Semiconductor memory device and memory embedded logic LSI | |
| JPH0390942A (en) | Control system for main storage device | |
| KR102513919B1 (en) | Memory system | |
| CN115145842A (en) | Data cache processor and method | |
| CN111177027A (en) | Dynamic random access memory, memory management method, system and storage medium | |
| CN117591450B (en) | Data processing system, method, equipment and medium | |
| CN215576588U (en) | Data buffer processor | |
| JPH04360095A (en) | Semiconductor memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20220421 Address after: Zheng Jie, Kaifu District, Hunan province 410073 Changsha inkstone wachi No. 47 Patentee after: National University of Defense Technology Address before: 410073 No. 67, Deya Road, Dongfeng Road Street, Kaifu District, Changsha City, Hunan Province Patentee before: HUNAN GULIANG MICROELECTRONICS Co.,Ltd. |