CN109143204A - The peak holding and automatic discharge circuit of numerically controlled ping-pong structure - Google Patents
The peak holding and automatic discharge circuit of numerically controlled ping-pong structure Download PDFInfo
- Publication number
- CN109143204A CN109143204A CN201811047068.XA CN201811047068A CN109143204A CN 109143204 A CN109143204 A CN 109143204A CN 201811047068 A CN201811047068 A CN 201811047068A CN 109143204 A CN109143204 A CN 109143204A
- Authority
- CN
- China
- Prior art keywords
- discharge circuit
- automatic discharge
- peak
- module
- peak holding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/48—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S17/00
- G01S7/483—Details of pulse systems
- G01S7/486—Receivers
- G01S7/4861—Circuits for detection, sampling, integration or read-out
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Optical Radar Systems And Details Thereof (AREA)
Abstract
The present invention relates to peak value sampling fields of measurement, for the peak holding and automatic discharge circuit for proposing a kind of numerically controlled ping-pong structure.This kind of circuit can be realized holding and the automatic discharging of multiple echo,high level signal peak, and reduce the requirement to rear class A/D converter circuit conversion speed.Thus, the technical solution adopted by the present invention is that, the peak holding and automatic discharge circuit of numerically controlled ping-pong structure, it is made of rising edge detection module, shift control module, controller, AD conversion module and the road N peak holding and automatic discharge circuit, road peak holding and automatic discharge circuit include phase inverter, transconductance type peak value hold module, channel switch, discharge switch and 2 drive modules.Present invention is mainly applied to peak value samplings to measure occasion.
Description
Technical field
The present invention relates to peak value sampling fields of measurement, more particularly, to laser ranging echo-peak sampled measurements field.Tool
Body is said, the peak holding and automatic discharge circuit of numerically controlled ping-pong structure are related to.
Background technique
Laser radar so far, is widely used in measuring three-dimensional morphology, unmanned plane avoidance and pilotless automobile from appearance
Equal fields, wherein the most outstanding is application in terms of civil field pilotless automobile.It is continuous with unmanned technology
The indexs such as laser radar range range, angular resolution, range accuracy are also continuously improved in mature, in addition to this, nothing
In terms of requirement of people's driving technology to laser radar is also no longer limited to range measurement, the identification technology of measured object increasingly by
The concern of people.
However during laser ranging, since the laser beam of transmitting is one-wavelength laser, photodetector also has centainly
Wave band limitation, therefore the information such as its color cannot rely on to the identification of target, the monochrome ash of detection reflection echo can only be passed through
Angle value, i.e. reflection echo intensity determine the reflectivity of target object, classify according to different reflected intensitys to measured object,
And then realize the identification of target.Therefore, laser radar should obtain corresponding laser and return while obtaining the laser pulse flight time
The strength information of wave.
To retain echo strength information and realizing the acquisition of echo strength, currently used method is design peak holding electricity
Road for a period of time by the peak holding of echo carries out Analog-digital Converter (hereinafter referred to as AD conversion), to obtain echo strength letter
Breath, and then obtain the single color gradation value of target echo.Meanwhile peak holding circuit should be realized after the completion of AD conversion and be put automatically
Electricity is ready for the holding of next peak value.But when measured object is trees or translucent barrier etc., the same transmitting
Light beam can obtain that the peak of no less than twice return pulse should be acquired more than twice return in order to guarantee the accuracy of target identification
It is worth strength information.And the same exomonental multiecho often has very small time interval, it is assumed that when it is adjacent twice
When the different measured objects that echo measures are at a distance of 3m, the time interval of this twice return is 20ns.At present to continuous impulse peak value
The general approach of sampling is controlled by single-chip microcontroller, i.e., when AD conversion complete when, single-chip microcontroller control peak holding circuit into
Row electric discharge.In order to collect the strength information of the extremely short multiecho of this time interval, at AD conversion speed and single-chip microcontroller
Reason speed proposes high requirement, it is often more important that, traditional peak holding circuit almost cannot achieve to return to repeatedly intensive
The holding of the adjacent peak value of pulse twice of wave.Some scholars propose that a kind of " number+simulation " structure peak holding circuit is come at present
This problem is solved, the switching for keeping channel is realized using multi-disc d type flip flop chip, but its circuit structure is complicated, required D touching
It is more to send out device number of chips, and is not easy to cascade.
Therefore, in order to improve the accuracy of laser radar target identification, circuit cost, feasibility is taken into account and can be expanded
Property, design the peak holding and automatic discharge circuit of a kind of numerically controlled ping-pong structure.
Summary of the invention
In order to overcome the deficiencies of the prior art, the feature multiple, intensive for laser ranging echo, the present invention is directed to propose one
The peak holding and automatic discharge circuit of the numerically controlled ping-pong structure of kind.This kind of circuit can be realized multiple echo,high level signal
The holding of peak value and automatic discharging, and reduce the requirement to rear class A/D converter circuit conversion speed.For this purpose, the skill that the present invention takes
Art scheme is the peak holding and automatic discharge circuit of numerically controlled ping-pong structure, by rising edge detection module, shift control
Module, controller, AD conversion module and the road N peak holding and automatic discharge circuit are constituted, road peak holding and automatic discharging
Circuit includes phase inverter, transconductance type peak value hold module, channel switch, discharge switch and 2 drive modules;Wherein:
Rising edge detection module detects amplified voltage pulse signal, and output signal makes shift control module
1 output Vout1For height;
Further, the 1st output V of shift control moduleout1By anti-in the 1st tunnel peak holding and automatic discharge circuit
Phase device and a drive module are not turned on discharge switch, at this time transconductance type peak in the 1st tunnel peak holding and automatic discharge circuit
Value keeps module to keep peak value of pulse, obtains the peak value of the 1st pulse and is kept for a period of time;
Further, rising edge detects second rising edge of amplified voltage pulse signal along detection module,
Output signal makes the 2nd output V of shift control moduleout2For height, and other outputs are not changed;
Further, the 2nd output Vout2Pass through another driving mould in the 1st tunnel peak holding and automatic discharge circuit
Block, makes the 1st tunnel peak holding and automatic discharge circuit internal channel switch conduction, in the 1st tunnel peak holding and automatic discharge circuit
Transconductance type peak value hold module does not receive new pulse;
Further, the 2nd output Vout2Pass through phase inverter and the 2nd tunnel in the 2nd tunnel peak holding and automatic discharge circuit
Drive module in peak holding and automatic discharge circuit leads discharge switch in the 2nd tunnel peak holding and automatic discharge circuit not
Logical, transconductance type peak value hold module keeps peak value of pulse in the 2nd tunnel peak holding and automatic discharge circuit at this time, obtains the 2nd
The peak value of pulse is simultaneously kept for a period of time;
Further, identical situation successively occurs in the road 3~N peak holding and automatic discharge circuit;
Transconductance type peak value hold module is exported by AD conversion module in peak holding and automatic discharge circuit.
The channel switch, discharge switch use complementary metal oxide semiconductor switch, and the phase inverter uses NOT gate
Circuit, controller are single-chip microcontroller or programmable gate array FPGA.
The features of the present invention and beneficial effect are:
1) it is worked alternatively by multichannel peak holding circuit, single pulse can only be kept by overcoming conventional peak holding circuit
The shortcomings that peak value, realizes the sampling to multiple, intensive pulse signal peak value, it is ensured that pulse signature messages integrality.
2) multiple, intensive pulse signal peak value is kept with multichannel peak holding circuit respectively, is can obviously reduce pair
The requirement of A/D converter circuit conversion speed relaxes the standard of A/D converter circuit design, reduces costs.
3) switching that multichannel peak holding circuit is carried out using shift control module is greatly reduced the cost of circuit and answered
Polygamy, anti-interference ability is stronger, while also more easily cascading.
Detailed description of the invention:
The multichannel peak holding and automatic discharge circuit of a kind of numerically controlled ping-pong structure of Fig. 1.
In Fig. 1,1 is rising edge detection module, and 2 be shift control module, and 3 be phase inverter, and 4 be transconductance type peak holding mould
Block, 5 be channel switch, and 6 be discharge switch, and 7 be drive module, and 8 be controller.
Specific embodiment
The present invention proposes the multichannel peak holding and automatic discharge circuit of a kind of numerically controlled ping-pong structure, comprising: on
It rises along detection module 1 (1), shift control module 2 (1, for controlling the channel opened and closed), (the every road 1 of phase inverter 3
It is a), transconductance type peak value hold module 4 (1, every road), channel switch 5 (1, every road, respective channels do not receive echo when conducting),
Discharge switch 6 (1, every road, respective channels holding capacitor realizes electric discharge when conducting), drive module 7 (2, every road), controller 8
(1).
A kind of peak holding and automatic discharge circuit of numerically controlled ping-pong structure, can be designed as multichannel peak holding
And automatic discharge circuit, before seeing that Fig. 1, measurement start, the output of all control output ends of shift control module 2 is 0, at this time institute
There is channel switch 5 to be not turned on, all discharge switches 6 are connected, and each transconductance type peak value hold module 4 receives pulse, but does not keep arteries and veins
Rush peak value.
After return laser beam is detected, signal is first passed around across resistance amplification module and second level amplification module, is converted into voltage
Pulse signal.
Further, rising edge detection module 1 is detected makes through amplified voltage pulse signal, output signal twice
The 1st output V of shift control moduleout1For height.
Further, the 1st output V of shift control moduleout1By No. 1st phase inverter 3 and drive module 7, make to discharge
Switch 6 is not turned on, and the 1st tunnel transconductance type peak value hold module 4 keeps peak value of pulse at this time, obtains the peak value of the 1st pulse and guarantor
Hold a period of time.
Further, after the 1st tunnel transconductance type peak value hold module 4 obtains first peak value of pulse, rising edge is along detection mould
Block 1 detects second rising edge, and output signal makes the 2nd output V of shift control module 2out2For height, and do not change other
Position output.
Further, the 2nd output Vout2By the 1st tunnel drive module 7, the 1st paths switch 5 is connected, the 1st tunnel across
Conductivity type peak value hold module 4 does not receive new pulse.
Further, the 2nd output Vout2By No. 2nd phase inverter 3 and the 2nd tunnel drive module 7, open the electric discharge of the 2nd tunnel
It closes 6 to be not turned on, the 2nd tunnel transconductance type peak value hold module 4 keeps peak value of pulse at this time, obtains the peak value of the 2nd pulse and holding
For a period of time.
Further, identical situation successively occurs on the road 3~N.
Further, A/D converter circuit is completed within the time that all road N transconductance type peak value hold modules 4 are kept to peak value
AD conversion.
High speed voltage comparator circuit can be used in rising edge detection module 1, and it is V that its inverting input terminal threshold voltage, which is arranged,0, just
Phase input terminal is that amplified laser echo signal amplitude is Vs, when meeting Vs>V0When, rising edge detection module 1 detects transmitting
Signal.
The shift register of high speed, serial input-parallel output, rising edge detection module 1 can be used in shift control module 2
Output signal as its clock signal, often detect the rising edge of a laser echo signal, output end high level is to a high position
One mobile, i.e., when detecting n-th return laser beam rising edge, n output is height before shift register, realizes channel
Switching.
Not circuit can be used in phase inverter 3, obtains the value opposite with 2 corresponding positions output signal of shift control module.
Transconductance type peak holding circuit can be used in transconductance type peak value hold module 4, selects capacitance smaller capacitive C as holding
Capacitor improves charging rate, completes the holding of peak value in a very short period of time.
High-speed complimentary metal oxide semiconductor switch (hereinafter referred to as cmos switch) can be used in channel switch 5, has pole
Short is switched on and off the time, realizes high-speed channel switching.
Hight-speed CMOS switch can be used in discharge switch 6, and with the extremely short time that is switched on and off, auxiliary realizes high-speed channel
Switch, and the electric discharge of holding capacitor in transconductance type peak value hold module 5 is rapidly completed after the completion of AD conversion.
CMOS driving chip can be used in drive module 7, drives channel switch 5 and discharge switch 6, realizes the switch speed of high speed
Degree.
Single-chip microcontroller or FPGA etc. can be used in controller 8, controls timing control module 2, provides enable signal and clearing for it
Signal determines peak holding time span.
To achieve the above object, it designs a kind of two-way of numerically controlled ping-pong structure or multichannel peak holding and puts automatically
Circuit, comprising: rising edge detection module 1 (1), failing edge detection module 2 (1, every road in addition to the 1st tunnel), monostable touching
It sends out on module 3 (1, every road), transconductance type peak value hold module 4 (1, every road), channel switch 5 (1, every road), discharge switch 6 is (every
1, road).
High speed voltage comparator circuit can be used in rising edge detection module 1, and it is V that its inverting input terminal threshold voltage, which is arranged,0, can
It is designed as V0=0.5V, normal phase input end are that amplified laser echo signal amplitude is Vs, when meeting Vs>V0When, rising edge inspection
It surveys module 1 and detects transmitting signal.
The shift register of high speed, serial input-parallel output, rising edge detection module 1 can be used in shift control module 2
Output signal as its clock signal, when each rising edge arrives, high level is one mobile to a high position, and respective channels electric discharge is opened
It closes 7 to be not turned on, upper passage channel switch 6 is connected.
Not circuit can be used in phase inverter 3, obtains the value opposite with 2 corresponding positions output signal of shift control module.
Transconductance type peak holding circuit can be used in transconductance type peak value hold module 4, selects capacitance smaller capacitive as holding
Capacitor improves charging rate, completes the holding of peak value in a very short period of time, can choose the holding capacitor of 100pF.
Hight-speed CMOS switch can be used in channel switch 5, with the extremely short time that is switched on and off, realizes that high-speed channel is cut
It changes.
Hight-speed CMOS switch can be used in discharge switch 6, and with the extremely short time that is switched on and off, auxiliary realizes high-speed channel
Switch, and the electric discharge of holding capacitor in transconductance type peak value hold module 4 is rapidly completed after the completion of AD conversion.
CMOS driving chip can be used in drive module 7, drives channel switch 5 and discharge switch 6, realizes the switch speed of high speed
Degree.
Single-chip microcontroller or FPGA etc. can be used in controller 8, controls timing control module 2, provides enable signal and clearing for it
Signal determines peak holding time span.
Claims (2)
1. a kind of peak holding and automatic discharge circuit of numerically controlled ping-pong structure, characterized in that detect mould by rising edge
Block, shift control module, controller, AD conversion module and the road N peak holding and automatic discharge circuit are constituted, road peak holding
It include phase inverter, transconductance type peak value hold module, channel switch, discharge switch and 2 drive modules with automatic discharge circuit;Its
In:
Rising edge detection module detects amplified voltage pulse signal, and output signal makes shift control module the 1st
Export Vout1For height;
Further, the 1st output V of shift control moduleout1Pass through phase inverter in the 1st tunnel peak holding and automatic discharge circuit
It is not turned on discharge switch with a drive module, transconductance type peak value is protected in the 1st tunnel peak holding and automatic discharge circuit at this time
It holds module and keeps peak value of pulse, obtain the peak value of the 1st pulse and kept for a period of time;
Further, rising edge detects second rising edge of amplified voltage pulse signal along detection module, output
Signal makes the 2nd output V of shift control moduleout2For height, and other outputs are not changed;
Further, the 2nd output Vout2By another drive module in the 1st tunnel peak holding and automatic discharge circuit, make
1 tunnel peak holding and automatic discharge circuit internal channel switch conduction, transconductance type peak in the 1st tunnel peak holding and automatic discharge circuit
Value keeps module not receive new pulse;
Further, the 2nd output Vout2It is protected by phase inverter in the 2nd tunnel peak holding and automatic discharge circuit and the 2nd road peak value
Hold with drive module in automatic discharge circuit, be not turned on discharge switch in the 2nd tunnel peak holding and automatic discharge circuit, at this time
Transconductance type peak value hold module keeps peak value of pulse in 2nd tunnel peak holding and automatic discharge circuit, obtains the peak of the 2nd pulse
It is worth and is kept for a period of time;
Further, identical situation successively occurs in the road 3~N peak holding and automatic discharge circuit;
Transconductance type peak value hold module is exported by AD conversion module in peak holding and automatic discharge circuit.
2. the peak holding and automatic discharge circuit of numerically controlled ping-pong structure as described in claim 1, characterized in that institute
Channel switch, discharge switch are stated using complementary metal oxide semiconductor switch, the phase inverter uses not circuit, controller
For single-chip microcontroller or programmable gate array FPGA.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811047068.XA CN109143204B (en) | 2018-09-08 | 2018-09-08 | Peak value holding and automatic discharging circuit of digital control ping-pong structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811047068.XA CN109143204B (en) | 2018-09-08 | 2018-09-08 | Peak value holding and automatic discharging circuit of digital control ping-pong structure |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109143204A true CN109143204A (en) | 2019-01-04 |
CN109143204B CN109143204B (en) | 2022-05-20 |
Family
ID=64824103
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811047068.XA Active CN109143204B (en) | 2018-09-08 | 2018-09-08 | Peak value holding and automatic discharging circuit of digital control ping-pong structure |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109143204B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020207357A1 (en) * | 2019-04-08 | 2020-10-15 | 深圳市航嘉驰源电气股份有限公司 | Resonant converter |
CN113406602A (en) * | 2021-05-21 | 2021-09-17 | 中山大学 | Pulse peak holding circuit and control method |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020131034A1 (en) * | 2001-03-15 | 2002-09-19 | Asia Optical Co., Inc. | High precision laser range finder with an automatic peak control loop |
CN101222211A (en) * | 2007-01-09 | 2008-07-16 | 冲电气工业株式会社 | Peak-hold circuit and signal strength indicator using the peak-hold circuit |
CN206349978U (en) * | 2016-11-25 | 2017-07-21 | 湖北三江航天万峰科技发展有限公司 | A kind of peak holding circuit of laser pulse signal |
CN107255808A (en) * | 2017-07-13 | 2017-10-17 | 西安理工大学 | A kind of narrow pulse peak energy monitor of laser radar outgoing |
CN107276569A (en) * | 2017-07-19 | 2017-10-20 | 清华大学 | Short pulse amplitude measurement method based on multiple pulses peak holding and realize circuit |
CN209148866U (en) * | 2018-09-08 | 2019-07-23 | 天津大学 | The peak holding and automatic discharge circuit of numerically controlled ping-pong structure |
-
2018
- 2018-09-08 CN CN201811047068.XA patent/CN109143204B/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020131034A1 (en) * | 2001-03-15 | 2002-09-19 | Asia Optical Co., Inc. | High precision laser range finder with an automatic peak control loop |
CN101222211A (en) * | 2007-01-09 | 2008-07-16 | 冲电气工业株式会社 | Peak-hold circuit and signal strength indicator using the peak-hold circuit |
CN206349978U (en) * | 2016-11-25 | 2017-07-21 | 湖北三江航天万峰科技发展有限公司 | A kind of peak holding circuit of laser pulse signal |
CN107255808A (en) * | 2017-07-13 | 2017-10-17 | 西安理工大学 | A kind of narrow pulse peak energy monitor of laser radar outgoing |
CN107276569A (en) * | 2017-07-19 | 2017-10-20 | 清华大学 | Short pulse amplitude measurement method based on multiple pulses peak holding and realize circuit |
CN209148866U (en) * | 2018-09-08 | 2019-07-23 | 天津大学 | The peak holding and automatic discharge circuit of numerically controlled ping-pong structure |
Non-Patent Citations (1)
Title |
---|
张健: "高速窄脉冲峰值保持电路设计与实现", 《电子设计工程》 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020207357A1 (en) * | 2019-04-08 | 2020-10-15 | 深圳市航嘉驰源电气股份有限公司 | Resonant converter |
CN113406602A (en) * | 2021-05-21 | 2021-09-17 | 中山大学 | Pulse peak holding circuit and control method |
CN113406602B (en) * | 2021-05-21 | 2024-04-26 | 中山大学 | Pulse peak hold circuit and control method |
Also Published As
Publication number | Publication date |
---|---|
CN109143204B (en) | 2022-05-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105652259B (en) | Laser ranging readout sequence circuit and method based on Geiger mode angular position digitizer (APD) array | |
CN104502684B (en) | A kind of totally digitilized peak value due in discrimination method | |
CN109143204A (en) | The peak holding and automatic discharge circuit of numerically controlled ping-pong structure | |
CN107449516B (en) | A kind of the photon counting linear array reading circuit and method of self-adaptive detection mode | |
CN106019300A (en) | Laser ranging device and laser ranging method thereof | |
CN109581399A (en) | A kind of Larger Dynamic range Centimeter Level precision laser distance measuring method | |
CN209514059U (en) | Ping-pong structure peak holding and automatic discharge circuit based on simulation control | |
CN209148866U (en) | The peak holding and automatic discharge circuit of numerically controlled ping-pong structure | |
CN109901177B (en) | Method and device for improving laser radar ranging capability | |
CN108614255A (en) | A kind of reading circuit | |
US8587637B1 (en) | Three dimensional ladar imaging and methods using voxels | |
CN110488241A (en) | A kind of laser radar multiple echo information extraction element and method | |
WO2019091004A1 (en) | Solid-state planar array laser radar device and detection method | |
CN110658716B (en) | Time-to-digital conversion system based on synchronous time sequence | |
CN111175766A (en) | Head-mounted terminal for individual combat | |
CN103176045A (en) | Method and system for pilot frequency bi-phase coincidence detection based on coincidence pulse counting | |
CN208314724U (en) | A kind of timesharing subregion infrared scan gesture identification circuit | |
CN210129035U (en) | Laser radar echo data extraction device | |
CN109444856B (en) | Integer period measuring circuit applied to high-resolution time-to-digital converter | |
CN105181132A (en) | Pixel circuit for three-dimensional imaging chip | |
Tao et al. | Simultaneous realization of laser ranging and communication based on dual-pulse interval modulation | |
CN109085559A (en) | Ping-pong structure peak holding and automatic discharge circuit based on simulation control | |
CN210690813U (en) | Analog-digital measuring circuit for time interval of pulse laser radar | |
CN104406469B (en) | A kind of Signal Processing Circuit for Laser Fuze and signal processing method thereof | |
CN212779189U (en) | Laser rangefinder telescope based on MS1003 and range finding circuit thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |