CN108874388A - A set of code supports multiple mainboards to realize the encryption method of resource-sharing - Google Patents
A set of code supports multiple mainboards to realize the encryption method of resource-sharing Download PDFInfo
- Publication number
- CN108874388A CN108874388A CN201810585340.3A CN201810585340A CN108874388A CN 108874388 A CN108874388 A CN 108874388A CN 201810585340 A CN201810585340 A CN 201810585340A CN 108874388 A CN108874388 A CN 108874388A
- Authority
- CN
- China
- Prior art keywords
- gpio
- mainboard
- code
- different
- design
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/30—Creation or generation of source code
- G06F8/36—Software reuse
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
Abstract
The present invention provides a set of code and multiple mainboards is supported to realize the encryption method of resource-sharing, belong to computer field, the present invention is using existing pin on chip, by selecting appropriate number of pin, by software according to different use environments, carry out different configurations, it is shared to reach the multiple projects of a set of code, substantially shortens the development cycle, reduces the maintenance cost of item code, simultaneously can also be creative incorporated encryption technology, improve the safety of product.
Description
Technical field
The present invention relates to computer fields more particularly to a set of code, and multiple mainboards to be supported to realize the encryption method of resource-sharing.
Background technique
With the development of economic globalization, world's division of labor is increasingly refined, and cooperation is also increasingly closer, more and more interior
Ground computer manufacturer is added to IT industry one after another.In today that hardware homogeneity is got worse, the project development period is caused to be got over
Come shorter, more stringent requirements are proposed is designed and developed to software section in the project development period, is especially embodied in and designs and develops
The height of the software repeated usage rate in stage, the length in project development period etc. have the success or not of project development heavy to closing
The meaning wanted.
Summary of the invention
In order to solve the above technical problems, the invention proposes a set of codes, and multiple mainboards to be supported to realize adding for resource-sharing
Decryption method.The present invention can not only be widely used in X86 platform BIOS, EC and SIO etc., and can be extensive
Applied to domestic Loongson platform, Shen prestige platform, soar platform and ARM platform mechanism relevant design in, realize multiple masters
Plate can introduce corresponding Encryption Algorithm to the sharing functionality of same set of code simultaneously, realize a set of code is supported it is multiple
The perfect of platform is supported, the recycling rate of waterused of code is improved, the workload in code development and management process being greatly decreased,
The development efficiency of project effectively is improved, the invention patent improves safety while shortening the development cycle, is item
Purpose is quickly developed, and the every demand for meeting project provides strong guarantee.
Detailed step is as follows：
101：Start.
102：Hardware selects the specific pin of chip：
In the design process of line map, by the pin for selecting chip.
103：It is distinguished according to mainboard and carries out GPIO design：
According to the difference of required support, the quantity of the different mainboards of shared code is determined, determine that selection needs GPIO to be used
Quantity, the GPIO quantity mainboard different from what is supported share code quantity there are the relationship of 2 n times side, then design
Corresponding line map.
104：GPIO is encrypted in hardware design：
Each GPIO represents one bit, it is assumed that has selected 4 GPIO, this four GPIO there is 16 kinds of groups at this time
It closes, the mainboard of 16 projects can be supported to share a set of code, encryption method can be introduced at this time, pass through the arrangement to GPIO
Combined mode represents different mainboard models, forms the one-to-one mapping between the permutation and combination of GPIO and mainboard model
Relationship.
105：Software initializes encrypted GPIO：
Software is initialized for encrypted GPIO in the power up of mainboard, if that select is EC or PCH
GPIO completes the initialization to these GPIO generally by BIOS.
106：Software obtains encrypted GPIO during startup：
Before using GPIO, need to get the setting of GPIO, X86 platform would generally reading be deposited accordingly or IO is posted by going
Storage obtains, and obtains the configuration of GPIO, can not only carry out, can also be completed in the start-up course of mainboard in systems.
107：GPIO is decrypted according to encryption rule：
Since the permutation and combination and mainboard of GPIO is there is one-to-one mapping relations, when the configuration for getting GPIO
When, it will be able to determine the mainboard model of hardware.
108：Software carries out differentiation design according to the GPIO after decryption：
According to previously obtained mainboard model, it will be able to learn the otherness designed on hardware circuit, thus can be carried out soft
The otherness of part configures, and application is such as：According to unused serial ports quantity and resource allocation is configured, for different sound card cores
Piece loads different VerbTable, configures to different sound card chips, according to the hardware design of different displays, load
Different Vbios completes the configuration etc. for showing equipment.
109：Terminate.
The beneficial effects of the invention are as follows
It is not only a kind of calculation of the code sharing for being applied to X86 platform BIOS, EC and SIO etc. that can be very extensive
Method, and can be widely used in the correlation of domestic Loongson platform, Shen prestige platform, soar platform and ARM platform mechanism
Design in, realize that multiple mainboards to the sharing functionality of same set of code, and can introduce corresponding Encryption Algorithm simultaneously, realize
Support the perfect of multiple platforms to support a set of code, improve the recycling rate of waterused of code, the code development being greatly decreased and
Workload in management process, effectively improves the development efficiency of project, and the present invention mentions while shortening the development cycle
High safety, is the quick exploitation of project, the every demand for meeting project provides strong guarantee.
Detailed description of the invention
Fig. 1 is implementation block diagram of the invention.
Specific embodiment
More detailed elaboration is carried out to the contents of the present invention below：
In order to have more intuitive and accurate explanation to the present invention, by attached drawing, it is explained in detail and has for the present invention
Body explanation, sufficiently specific expression realization process.
Detailed description are as follows：
101：Start.
102：Hardware selects the specific pin of chip：
In the design process of line map, by the pin for selecting chip.It such as selects on the GPIO pin or PCH on EC
GPIO pin.
103：It is distinguished according to mainboard and carries out GPIO design：
According to the difference of required support, the quantity of the different mainboards of shared code is determined, determine that selection needs GPIO to be used
Quantity, the GPIO quantity mainboard different from what is supported share code quantity there are the relationship of 2 n times side, then design
Corresponding line map.
104：GPIO is encrypted in hardware design：
Each GPIO represents one bit, it is assumed that has selected 4 GPIO, this four GPIO there is 16 kinds of groups at this time
It closes, the mainboard of 16 projects can be supported to share a set of code, encryption method can be introduced at this time, pass through the arrangement to GPIO
Combined mode represents different mainboard models, forms the one-to-one mapping between the permutation and combination of GPIO and mainboard model
Relationship.
105：Software initializes encrypted GPIO：
Software is initialized for encrypted GPIO in the power up of mainboard, if that select is EC or PCH
GPIO completes the initialization to these GPIO generally by BIOS.
106：Software obtains encrypted GPIO during startup：
Before using GPIO, need to get the setting of GPIO, X86 platform would generally reading be deposited accordingly or IO is posted by going
Storage obtains, and obtains the configuration of GPIO, can not only carry out, can also be completed in the start-up course of mainboard in systems.
107：GPIO is decrypted according to encryption rule：
Since the permutation and combination and mainboard of GPIO is there is one-to-one mapping relations, when the configuration for getting GPIO
When, it will be able to determine the mainboard model of hardware.
108：Software carries out differentiation design according to the GPIO after decryption：
According to previously obtained mainboard model, it will be able to learn the otherness designed on hardware circuit, thus can be carried out soft
The otherness of part configures, and application is such as：According to unused serial ports quantity and resource allocation is configured, for different sound card cores
Piece loads different VerbTable, configures to different sound card chips, according to the hardware design of different displays, load
Different Vbios completes the configuration etc. for showing equipment.
109：Terminate.
The present invention is passed through using existing pin on the chips such as PCH, SIO and EC by selecting appropriate number of pin
Software carries out different configurations according to different use environments, reaches the multiple projects of a set of code and shares, and substantially shortens exploitation week
Phase, reduce the maintenance cost of item code, at the same can also be creative incorporated encryption technology, improve the safety of product,
Strong guarantee is provided to succeeding in developing for project.In addition to this, the present invention has scalability, as long as selected by Project design
Chip has certain pins that software can configure, and the present invention can be used effectively, has good operability.
Claims (3)
1. a set of code supports multiple mainboards to realize the encryption method of resource-sharing, which is characterized in that
Detailed step is as follows：
101：Start；
102：Hardware selects the specific pin of chip：
103：It is distinguished according to mainboard and carries out GPIO design：
104：GPIO is encrypted in hardware design：
105：Software initializes encrypted GPIO：
106：Software obtains encrypted GPIO during startup：
107：GPIO is decrypted according to encryption rule：
108：Software carries out differentiation design according to the GPIO after decryption：
109：Terminate.
2. the method according to claim 1, wherein
In step 103, it according to the difference of required support, determines the quantity of the different mainboards of shared code, determines that selection needs
The quantity of GPIO to be used, there are the passes of 2 n times side for the quantity of the shared code of the GPIO quantity mainboard different from what is supported
System, then designs corresponding line map.
3. the method according to claim 1, wherein
In step 104, each GPIO represents one bit, introduces encryption method, passes through the side of the permutation and combination to GPIO
Formula represents different mainboard models, forms the one-to-one mapping relations between the permutation and combination of GPIO and mainboard model.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810585340.3A CN108874388A (en) | 2018-06-08 | 2018-06-08 | A set of code supports multiple mainboards to realize the encryption method of resource-sharing |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810585340.3A CN108874388A (en) | 2018-06-08 | 2018-06-08 | A set of code supports multiple mainboards to realize the encryption method of resource-sharing |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108874388A true CN108874388A (en) | 2018-11-23 |
Family
ID=64337594
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810585340.3A Pending CN108874388A (en) | 2018-06-08 | 2018-06-08 | A set of code supports multiple mainboards to realize the encryption method of resource-sharing |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108874388A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110308941A (en) * | 2019-07-03 | 2019-10-08 | 深圳市海邻科信息技术有限公司 | BIOS compatibility method, device, terminal and computer storage medium without EDID screen |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101409815A (en) * | 2008-11-05 | 2009-04-15 | 青岛海信电子产业控股股份有限公司 | Digital television system |
| CN101593254A (en) * | 2008-05-26 | 2009-12-02 | 联想(北京)有限公司 | A kind of notebook computer secured inputting method and system |
| CN102270184A (en) * | 2010-06-01 | 2011-12-07 | 鸿富锦精密工业（深圳）有限公司 | PCI-E slot control system and method based on multiple processors |
| CN104750583A (en) * | 2013-12-30 | 2015-07-01 | 鸿富锦精密工业(武汉)有限公司 | Mainboard power-on sequence diagnostic circuit |
| EP3152696A1 (en) * | 2014-06-09 | 2017-04-12 | Aware, Inc. | System and method for performing biometric operations in parallel |
| CN106991299A (en) * | 2017-05-05 | 2017-07-28 | 济南浪潮高新科技投资发展有限公司 | A kind of encryption authentication module and the BIOS/firmware guard method based on the module |
| CN107885998A (en) * | 2017-11-03 | 2018-04-06 | 山东超越数控电子股份有限公司 | A kind of server master board encryption system |
| CN107911135A (en) * | 2017-10-30 | 2018-04-13 | 深圳市中兴物联科技有限公司 | Wireless communication module |
-
2018
- 2018-06-08 CN CN201810585340.3A patent/CN108874388A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101593254A (en) * | 2008-05-26 | 2009-12-02 | 联想(北京)有限公司 | A kind of notebook computer secured inputting method and system |
| CN101409815A (en) * | 2008-11-05 | 2009-04-15 | 青岛海信电子产业控股股份有限公司 | Digital television system |
| CN102270184A (en) * | 2010-06-01 | 2011-12-07 | 鸿富锦精密工业（深圳）有限公司 | PCI-E slot control system and method based on multiple processors |
| CN104750583A (en) * | 2013-12-30 | 2015-07-01 | 鸿富锦精密工业(武汉)有限公司 | Mainboard power-on sequence diagnostic circuit |
| EP3152696A1 (en) * | 2014-06-09 | 2017-04-12 | Aware, Inc. | System and method for performing biometric operations in parallel |
| CN106991299A (en) * | 2017-05-05 | 2017-07-28 | 济南浪潮高新科技投资发展有限公司 | A kind of encryption authentication module and the BIOS/firmware guard method based on the module |
| CN107911135A (en) * | 2017-10-30 | 2018-04-13 | 深圳市中兴物联科技有限公司 | Wireless communication module |
| CN107885998A (en) * | 2017-11-03 | 2018-04-06 | 山东超越数控电子股份有限公司 | A kind of server master board encryption system |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110308941A (en) * | 2019-07-03 | 2019-10-08 | 深圳市海邻科信息技术有限公司 | BIOS compatibility method, device, terminal and computer storage medium without EDID screen |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103616937B (en) | A kind of mainboard, PCIE network interface card and server system | |
| CN105814541B (en) | The method of computer equipment and computer equipment internal storage starting | |
| US8756360B1 (en) | PCI-E compatible chassis having multi-host capability | |
| CN104285218A (en) | Method and device for expanding PCIe bus region | |
| CN101051279B (en) | Peripheral equipment operation method, peripheral equipment and host | |
| CN105264506A (en) | Assigning processors to memory mapped configuration | |
| US20140337829A1 (en) | Information processing apparatus, electronic control unit, information processing method, and program | |
| EP3073377B1 (en) | Hardware-based inter-device resource sharing | |
| CN103412834A (en) | Single SOC chip and multi-working mode multiplexing method of single SOC chip | |
| CN104424122A (en) | Electronic equipment and memory dividing method | |
| CN108334372A (en) | firmware upgrade processing method, device and system | |
| CN114153782B (en) | Data processing system, method and storage medium | |
| CN108874388A (en) | A set of code supports multiple mainboards to realize the encryption method of resource-sharing | |
| CN102831714A (en) | Multi-protocol type power collection system, data exchange method of multi-protocol type power collection system and off-line power selling system | |
| US20200341927A1 (en) | Processor interconnect link training system | |
| US20200341919A1 (en) | Processor/endpoint communication coupling configuration system | |
| CN115775199B (en) | Data processing method and device, electronic equipment and computer readable storage medium | |
| CN113051149A (en) | Case parameter generation method and device | |
| CN109196498A (en) | Logical wiring is incrementally assigned on physics socket by reducing critical path delay | |
| US7533316B2 (en) | Method and apparatus for disabling and swapping cores in a multi-core microprocessor | |
| EP4064041A1 (en) | Platform hardening for bootloaders via reference firmware | |
| CN110971696B (en) | System and method for realizing virtual electronic card communication | |
| CN106030561A (en) | Computing system control | |
| CN108762458B (en) | Method and device for simultaneously realizing on-off control and voltage conversion of circuit | |
| CN105138406A (en) | Task processing method, task processing device and task processing system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20181123 |
|
| RJ01 | Rejection of invention patent application after publication |