CN108829566A - A kind of monitoring method based on computer hardware - Google Patents
A kind of monitoring method based on computer hardware Download PDFInfo
- Publication number
- CN108829566A CN108829566A CN201810703623.3A CN201810703623A CN108829566A CN 108829566 A CN108829566 A CN 108829566A CN 201810703623 A CN201810703623 A CN 201810703623A CN 108829566 A CN108829566 A CN 108829566A
- Authority
- CN
- China
- Prior art keywords
- memory
- normal condition
- basic input
- hardware elements
- management controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3051—Monitoring arrangements for monitoring the configuration of the computing system or of the computing system component, e.g. monitoring the presence of processing resources, peripherals, I/O links, software programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3055—Monitoring arrangements for monitoring the status of the computing system or of the computing system component, e.g. monitoring if the computing system is on, off, available, not available
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/32—Monitoring with visual or acoustical indication of the functioning of the machine
- G06F11/324—Display of status information
- G06F11/328—Computer systems status display
Abstract
A kind of monitoring method based on computer hardware includes a basic input output system, the computer system of a baseboard management controller and multiple hardware elements suitable for one, and includes：(a) by the basic input output system obtain the grade hardware elements quantity and set position；(b) judge whether each hardware element operates in a presence and effective normal condition by the basic input output system, and wherein operating for the grade hardware elements is sent to the baseboard management controller in the quantity of the normal condition person and set position；(c) pass through the baseboard management controller policer operation in the functioning condition of the equal hardware elements of the normal condition.The monitoring method not only promotes the convenience of user, also ensures that the correctness of information.
Description
Technical field
The invention relates to a kind of monitoring methods, particularly relate to a kind of monitoring method based on computer hardware.
Background technique
As Information technology constantly flourishes, people are also constantly soaring for the demand of server.The week of server
The usage quantity of side device " memory " also becomes more therewith.When user wants the position knowing the quantity of memory and being plugged
It sets.Nothing more than following two kinds of modes, the first：Open the casing of server and visual inspection.Second：It is defeated through inputting substantially
System (Basic Input/Output System out；BIOS page is arranged in the memory of setting menu (Setup Menu))
(Memory Configuration Page).But above two kinds of modes have its disadvantage, firstly, first way needs manually
It opens casing and also seriatim to confirm memory module, such as two-wire memory module (Dual In-line Memory
Module；DIMM position and quantity), it is cumbersome and time consuming.Secondly, if second way server alreadys operate at operation system
It unites in the environment of (OS), then operating system must be turned back on (Reset) and also selected defeated to inputting substantially by user
Out in the setting menu of system, quantity and the position of memory can be just known, and equally expend the time.
Summary of the invention
It includes a basic input output system, a base that a kind of monitoring method based on computer hardware, which is suitable for one,
The computer system of board management controller and multiple hardware elements, and include step (a), (b) and (c).
In step (a), by the basic input output system obtain the grade hardware elements quantity and set position.
In step (b), quantity and set position by the basic input output system according to the equal hardware elements,
Judge whether each hardware element operates in a presence and effective normal condition, and wherein grasping the grade hardware elements
Make to be sent to the baseboard management controller in the quantity of the normal condition person and set position.
In step (c), by the baseboard management controller policer operation the equal hardware elements of the normal condition fortune
Make situation.
In some embodiments, in step (c), the baseboard management controller ignore or do not acquire be judged as it is invalid or
The hardware element being not present tells from mouth to mouth with approbation the information come.
In some embodiments, the computer system further include a motherboard for the basic input output system, should
Baseboard management controller and this etc. hardware elements setting, which includes multiple slots, in step (a), equal hardware member
The quantity of part and set position refer to how many hardware element is plugged in which slot of the motherboard respectively.
In some embodiments, each hardware element can be a memory module, one support PCI device,
And any one of them of the device of a support PCI EXPRESS, when the grade hardware elements are multiple memory modules, in step
Suddenly in (a), a memory reference code (Memory Reference Code is executed by the basic input output system；
MRC), with obtain the memory modules such as this quantity and set position.In step (b), the basic input output system
It is with a kind of support wisdom Platform Management Interface (Intelligent Platform Management Interface；IPMI)
Instruction the quantity of the memory modules such as this and set position are sent to the substrate manager.
In some embodiments, in step (c), the functioning condition of each memory module includes the memory module
Temperature.
In some embodiments, which further includes multiple central processing units, each central processing unit includes
At least one processor controller, in step (b), which includes multiple bit groups, eight possessed by each byte
The logical value of bit respectively indicates wherein the one of at least one processor controller of the one of them of the grade central processing units
Whether corresponding eight memory modules controlled of person operate in the normal condition.
Alternatively, in further embodiments, in step (c), this is waited hardware elements by the baseboard management controller
Functioning condition be sent to a display, and the display is presented in a form web page.
The effect of of the invention is that wherein operating for the grade hardware elements is obtained and determined by the basic input output system
In the quantity and set position of the presence and effective normal condition, then being monitored accordingly by the baseboard management controller should
The functioning condition of equal hardware elements is shown in the display in turn, not only allows user that can more easily obtain the fortune of hardware element
Make situation, moreover it is possible to reach monitoring more efficiently, and promote the correctness of monitoring information.
Detailed description of the invention
Fig. 1 is a flow chart, illustrates the monitoring method of computer hardware of the present invention；
Fig. 2 is a block diagram, illustrates the computer system that a first embodiment is applicable in；
Fig. 3 is a schematic diagram, and auxiliary Fig. 2 illustrates the first embodiment；
Fig. 4 is a block diagram, illustrates the computer system that a second embodiment is applicable in；And
Fig. 5 is a schematic diagram, and auxiliary Fig. 4 illustrates the second embodiment.
Specific embodiment
Before the present invention is described in detail, it shall be noted that in the following description content, similar element is with identical
Number indicate.
It is the flow chart of the first embodiment of the monitoring method of computer hardware of the present invention, Fig. 2 with Fig. 2, Fig. 1 refering to fig. 1
It is the computer system that the first embodiment is applicable in.The computer system includes a motherboard (not shown), multiple
1, central processing unit (CPU), a basic input output system (BIOS) baseboard management controller (Baseboard
Management Controller；BMC) 2 and multiple memory cells.Each memory cell includes multiple memory moulds
Block.The motherboard provide the grade central processing units, the basic input output system 1, the baseboard management controller 2 and this etc. deposit
Memory modules setting.The motherboard includes multiple slots (Slot).
In the present embodiment, the motherboard of the computer system can at most provide four central processing unit settings, but
It is not subject to the limits, and Fig. 2 for convenience of explanation for the sake of, only draw a central processing unit 3.The central processing unit 3 includes two storages
Device controller (Integrated Memory Controller；IMC), it is defined herein as first memory controller 31 and second
Memory Controller 32.The first memory controller 31 defines herein via two channels, i.e. Memory Channel A, B
Distinguished herein for the first passage and second channel of the first memory controller 31 with controlling two memory cells respectively
It is defined as first memory unit 41, second memory unit 42.Similarly, the second memory controller 32 is via another two
Channel, i.e. Memory Channel C, D are defined herein as the first passage and second channel of the second memory controller 32,
To control another two memory cells respectively, it is respectively defined as third memory cell 43, the 4th memory cell 44 herein.Often
One memory cell at most may include three memory modules, each memory module is a kind of two-wire memory module
(DIMM), but it is not subject to the limits.
A kind of monitoring method based on computer hardware includes step S1 ~ S3.In step S1, pass through the basic input and output
System 1 executes a memory reference code (Memory Reference Code；MRC), to obtain the numbers of the memory modules such as this
Amount and set position.The quantity of the memory modules such as this and set position refer to that how many memory module is distinguished
Which slot of the motherboard be plugged in.It for example, is Slot 0 to Slot 7 respectively if the motherboard has eight slots,
And wherein Slot 0 to Slot 3 is respectively arranged with a memory module.
Quantity and set position in step S2, by the basic input output system 1 according to the memory modules such as this
It sets, judges whether each memory module operates and exist at one and effective normal condition, and by the memory modules such as this
Wherein operate and be sent to the baseboard management controller 2 in the quantity of the normal condition person and set position.Especially it is worth
What is illustrated is：The basic input output system 1 is judged each according to the memory reference code content information obtained is executed
Whether a memory module operates in the presence and effective normal condition.For example, in the present embodiment, if this first is deposited
Storage unit 41 has two memory modules for being separately mounted to first slot and second slot, then deposits for this two
Memory modules can be judged as existing and the effective normal condition.If the first memory unit 41 only have be mounted on this
One memory module of two slots, then the memory module can be judged as existing and in vain, that is, not be determined at this
Normal condition.
In the present embodiment, which is with a kind of support wisdom Platform Management Interface
(Intelligent Platform Management Interface；IPMI instruction) will operate being somebody's turn to do in the normal condition
Etc. the quantity of memory modules and set position be sent to the substrate manager.The instruction includes multiple bit groups
(Byte), the logical value of eight bits possessed by each byte respectively indicates being somebody's turn to do for the one of them of the grade central processing units
Whether corresponding eight memory modules controlled of the one of them of at least one processor control unit operate in the normal shape
State.
It is the content for illustrating the instruction with a schematic diagram refering to Fig. 2 and Fig. 3, Fig. 3, for example, the instruction includes ten
Seven bit groups are sequentially the first byte to the 17th byte, wherein the logical value of four LSB of second byte Byte2 is used
To indicate the first memory controller 31 of first central processing unit via the first passage, i.e. Memory Channel
Whether A, the first memory unit 41 controlled operate in the normal condition.Four LSB's of second byte Byte2 patrols
Value is collected to be represented in binary as 0011, is indicated with hexadecimal then for 0x03, logic 1 therein then indicates the first memory list
The memory module of two known locations of member 41 is operated in the presence and effective normal condition.Similarly, the nybble
The logical value of four LSB of Byte4 to indicate the second memory controller 32 of first central processing unit via this
Whether one channel, i.e. Memory Channel C, the third memory cell 43 controlled operate in the normal condition.This
The logical value of four LSB of nybble Byte4 is indicated with hexadecimal then for 0x03 with being represented in binary as 0011, therein
Logic 1 then indicate the memory module operations of two known locations of the third memory cell 43 the presence and it is effective just
Normal state.In addition what is remarked additionally is：Second byte is used to indicate to the 5th byte is relevant to first central processing
Device this etc. memory modules, and the 6th byte to the 17th byte be used for sequentially indicate other three central processing units this etc.
Memory module, in addition, first byte can be used to refer to the grade central processing units quantity and set position.Especially
Supplementary explanation be：Effectively whether the hardware configuration of central processing unit conform with the regulations or, that is, whether there is and effectively, can be with
It is learnt by basic input output system (BIOS) or baseboard management controller (BMC).For example, baseboard management controller
It (BMC) can be through universal input and output (General Purpose Input/Output；GPIO) pin (Pin) is learnt
Have on motherboard and fill which central processing unit, and the whether effective standard of the hardware configuration of these central processing units is according to fast
Fast channel interconnects (Intel QuickPath Interconnect；QPI connection type) is determined.
Refering to fig. 1 with Fig. 2, in step S3, by 2 policer operation of baseboard management controller the normal condition this etc.
The functioning condition of memory module, the functioning condition of each memory module include the temperature of the memory module, are such as operated
Temperature.The functioning condition of the memory modules such as this, quantity and set position are simultaneously sent to by the baseboard management controller 2
One display, and the display is presented in a form web page (Web Console), so that a user knows this etc.
The relevant information of memory module.Especially be worth supplementary explanation be：The baseboard management controller 2 is electrically connected each memory
Module, and the functioning condition of each memory module can be monitored, but the monitoring method of computer hardware through the invention, it should
Baseboard management controller 2 only needs policer operation in the normal condition, that is, exists and effective memory module, and ignores or not
Acquisition is judged as hardware element invalid or being not present and transmits the information come, and then reaches monitoring more efficiently and more can
Promote the correctness of monitoring information.
Refering to Fig. 4, the second embodiment of the monitoring method of computer hardware of the present invention is generally and the first embodiment
Similar, different places are：Each central processing unit only includes a Memory Controller, i.e. first memory controller
31.And the first memory controller 31 is defined herein as via four channels, i.e. Memory Channel A, B, C, D
One channel, second channel, third channel and fourth lane, to control four memory cells, the i.e. first memory respectively
Unit 41, the second memory unit 42, the third memory cell 43, the 4th memory cell 44.
It is the content for illustrating the instruction of the second embodiment with a schematic diagram refering to Fig. 4 and Fig. 5, Fig. 5, citing comes
It says, the logical value of four LSB of second byte Byte2 is to indicate that the first memory of first central processing unit controls
Via the first passage, i.e. Memory Channel A, whether the first memory unit 41 controlled operates at this device 31
Normal condition.The logical value of four LSB of second byte Byte2 is indicated then with being represented in binary as 0011 with hexadecimal
For 0x03, logic 1 therein then indicates that the memory module of two known locations of the first memory unit 41 is operated at this
In the presence of and effective normal condition.Similarly, the logical value of four LSB of third byte Byte3 is to indicate this in first
The first memory controller 31 of central processor via the third channel, i.e. Memory Channel C, controlled this
Whether three memory cells 43 operate in the normal condition.The logical value of four LSB of third byte Byte3 is with binary form
It is shown as 0011, is indicated with hexadecimal then for 0x03, logic 1 therein then indicates known to two of the third memory cell 43
The memory module of position is operated in the presence and effective normal condition.
What is particularly worth mentioning is that：The content of the instruction is illustrated it is found that either in the grade by Fig. 3 and Fig. 5
Central processor is using the framework comprising a Memory Controller or two Memory Controllers, the basic input and output system
System 1 can be transferred through the instruction in the same format and the content of different logical value, by the quantity of the memory modules such as this and set
The position set is sent to the substrate manager.
In first embodiment and second embodiment, the monitoring method of the computer hardware is for monitoring memory mould
Block, and in other embodiments, the monitoring method of the computer hardware can be used for monitoring other hardware elements, e.g.
It supports the device of PCI (Peripheral Component Interconnect) or supports PCI EXPRESS
The device of (Peripheral Component Interconnect Express), it is not subject to the limits.
In conclusion by the basic input output system 1 obtain and determination hardware element, such as the memory module it
Quantity and the set position in the presence and effective normal condition are wherein operated, then passes through the basic input output system
1 utilizes the instruction notification baseboard management controller 2, so that the baseboard management controller 2 monitors the grade hardware elements accordingly
Functioning condition is shown in the display in turn, not only allows user that can more easily obtain the functioning condition of hardware element, moreover it is possible to
Reach monitoring more efficiently, and promote the correctness of monitoring information, therefore the purpose of the present invention can be reached really.
A specific embodiment of the invention and embodiment are elaborated above in conjunction with attached drawing, but cannot with restriction
The scope of the present invention, made equalization modification and transformation, all should belong to the invention patent in scope of the present invention patent
In range.
Claims (1)
1. a kind of monitoring method based on computer hardware, it is characterised in that：And it comprises the steps of：
(a) by the basic input output system obtain the grade hardware elements quantity and set position；
(b) pass through quantity and set position of the basic input output system according to the equal hardware elements, judge each
Whether hardware element operates in a presence and effective normal condition, and wherein operating for the grade hardware elements is normal at this
The quantity of state person and set position are sent to the baseboard management controller；And
(c) pass through the baseboard management controller policer operation in the functioning condition of the equal hardware elements of the normal condition.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810703623.3A CN108829566A (en) | 2018-06-30 | 2018-06-30 | A kind of monitoring method based on computer hardware |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810703623.3A CN108829566A (en) | 2018-06-30 | 2018-06-30 | A kind of monitoring method based on computer hardware |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108829566A true CN108829566A (en) | 2018-11-16 |
Family
ID=64135087
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810703623.3A Withdrawn CN108829566A (en) | 2018-06-30 | 2018-06-30 | A kind of monitoring method based on computer hardware |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108829566A (en) |
-
2018
- 2018-06-30 CN CN201810703623.3A patent/CN108829566A/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8521929B2 (en) | Virtual serial port management system and method | |
| US8978025B2 (en) | Server and method for updating firmware of server | |
| US6889341B2 (en) | Method and apparatus for maintaining data integrity using a system management processor | |
| TWI394048B (en) | System arrangement, processor and method for accessing memory unit | |
| US8213297B2 (en) | Duplicate internet protocol address resolution in a fragmented switch stack environment | |
| CN106339058A (en) | Dynamic power supply management method and system | |
| US9645954B2 (en) | Embedded microcontroller and buses | |
| US20160147540A1 (en) | Server system | |
| US7287107B2 (en) | Method and apparatus for passive PCI throttling in a remote server management controller | |
| US20080215702A1 (en) | Merging scalable nodes into single-partition merged system using service processors of nodes | |
| RU2614569C2 (en) | Rack with automatic recovery function and method of automatic recovery for this rack | |
| EP2645252A1 (en) | Information processing system and virtual address setting method | |
| CN105302248A (en) | Chip set and server system | |
| CN101141659A (en) | System and method for dynamic determination of system topology in a multiple building block server system | |
| CN105700655A (en) | Rack server system and power supply management method thereof | |
| US20070234032A1 (en) | System and method for chassis management | |
| US20130173897A1 (en) | Computer system | |
| CN110554943A (en) | I3C-based multi-node server CMC management system and method | |
| US20170324636A1 (en) | Method of monitoring a server rack system, and the server rack system | |
| CN102768561A (en) | Design method for twinbridge piece mainboard redundancy | |
| CN108829566A (en) | A kind of monitoring method based on computer hardware | |
| CN116723198A (en) | Multi-node server host control method, device, equipment and storage medium | |
| CN104571098B (en) | Long-range self-diagnosing method based on Atom platforms | |
| CN107179974A (en) | The monitoring method of computer hardware | |
| CN102193850A (en) | Time updating system of multi-mainboard server |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WW01 | Invention patent application withdrawn after publication |
Application publication date: 20181116 |
|
| WW01 | Invention patent application withdrawn after publication |