CN108766889A - 一种溶液法制备氧化物薄膜晶体管的方法 - Google Patents

一种溶液法制备氧化物薄膜晶体管的方法 Download PDF

Info

Publication number
CN108766889A
CN108766889A CN201810522017.1A CN201810522017A CN108766889A CN 108766889 A CN108766889 A CN 108766889A CN 201810522017 A CN201810522017 A CN 201810522017A CN 108766889 A CN108766889 A CN 108766889A
Authority
CN
China
Prior art keywords
film transistor
thin film
spin coating
insulating layer
active layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810522017.1A
Other languages
English (en)
Inventor
宁洪龙
周尚雄
姚日晖
袁炜健
史沐杨
李志航
蔡炜
朱镇南
魏靖林
彭俊彪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
South China University of Technology SCUT
Original Assignee
South China University of Technology SCUT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by South China University of Technology SCUT filed Critical South China University of Technology SCUT
Priority to CN201810522017.1A priority Critical patent/CN108766889A/zh
Publication of CN108766889A publication Critical patent/CN108766889A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02422Non-crystalline insulating materials, e.g. glass, polymers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02565Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02623Liquid deposition
    • H01L21/02628Liquid deposition using solutions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02664Aftertreatments
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/46Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
    • H01L21/477Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明属于薄膜晶体管制备技术领域,公开了一种溶液法制备氧化物薄膜晶体管的方法。将Zr(NO3)4·5H2O和In(NO3)3分别溶于乙二醇单甲醚中,得到绝缘层前驱体溶液和有源层前驱体溶液;在ITO玻璃衬底上旋涂绝缘层前驱体溶液,退火处理,得到氧化锆绝缘层薄膜;在氧化锆绝缘层薄膜上旋涂有源层前驱体溶液,退火处理,得到氧化铟有源层薄膜;在氧化铟有源层上蒸镀源/漏电极,得到氧化物薄膜晶体管。本发明通过制备氧化物前驱体溶液,结合旋涂以及退火工艺制备ZrO2和In2O3薄膜,并以这两种薄膜分别作为绝缘层和有源层制备TFT器件,无需真空环境,成本低,操作简便。

Description

一种溶液法制备氧化物薄膜晶体管的方法
技术领域
本发明属于薄膜晶体管制备技术领域,具体涉及一种溶液法制备氧化物薄膜晶体管的方法。
背景技术
薄膜晶体管(Thin Film Transistor,TFT)作为AMLCD和AMOLED像素中的重要开关元器件,和存储电容一起,组成了显示器的驱动电路,从而实现平板显示器进行大容量、高清晰度和全彩的显示。薄膜晶体管(TFT)作为核心器件,直接决定了显示的质量。
近年来,金属氧化物薄膜晶体管因其优秀的性能而备受研究者关注。目前,大多数氧化物TFT制备多采用真空方法,获取的TFT电学性能表现优异,工艺也较为成熟。但真空法具有靶材利用率低、成分固定等缺点。且工艺成本过高,大规模卷对卷工艺生产困难。
发明内容
针对以上现有技术存在的缺点和不足之处,本发明的首要目的在于提供一种溶液法制备氧化物薄膜晶体管的方法。本发明方法通过制备氧化物前驱体溶液,结合旋涂以及退火工艺制备ZrO2和In2O3薄膜,并以这两种薄膜分别作为绝缘层和有源层制备TFT器件,无需真空环境,成本低,操作简便。
本发明的另一目的在于提供一种通过上述方法制备得到的氧化物薄膜晶体管。
本发明目的通过以下技术方案实现:
一种溶液法制备氧化物薄膜晶体管的方法,包括如下制备步骤:
(1)将Zr(NO3)4·5H2O(五水合硝酸锆)和In(NO3)3(硝酸铟)分别溶于乙二醇单甲醚(2-MOE)中,室温下搅拌老化,分别得到绝缘层前驱体溶液和有源层前驱体溶液;
(2)衬底制备:在玻璃基板表面沉积一层图形化的ITO底栅,清洗烘干,得到ITO玻璃衬底;
(3)在ITO玻璃衬底上旋涂步骤(1)所得绝缘层前驱体溶液,然后退火处理,得到氧化锆绝缘层薄膜;
(4)在氧化锆绝缘层薄膜上旋涂步骤(1)所得有源层前驱体溶液,然后退火处理,得到氧化铟有源层薄膜;
(5)在氧化铟有源层上蒸镀源/漏电极,得到氧化物薄膜晶体管。
优选地,步骤(1)中所述绝缘层前驱体溶液中Zr(NO3)4·5H2O的浓度为0.3~0.6mol/L,有源层前驱体溶液中In(NO3)3的浓度为0.1~0.3mol/L。
优选地,步骤(2)中所述ITO底栅的厚度为150nm。
优选地,步骤(3)中所述旋涂的工艺条件为:转速4000~6000rpm,匀胶次数3~6次,每次匀胶时间30~40s,每次匀胶之间退火温度300℃,时间3~5min。
优选地,步骤(4)中所述旋涂的工艺条件为:转速4000~6000rpm,匀胶次数1~3次,每次匀胶时间30~40s,每次匀胶之间退火温度300℃,时间3~5min。
优选地,步骤(3)和步骤(4)中所述退火处理是指在300℃退火处理1~2h。
优选地,步骤(5)中所述源/漏电极是指厚度为100nm的Al源/漏电极。
一种氧化物薄膜晶体管,通过上述方法制备得到。
本发明的原理为:将Zr(NO3)4·5H2O(五水合硝酸锆)和In(NO3)3(硝酸铟)分别溶于乙二醇单甲醚(2-MOE),可以得到相应的前驱体溶液。利用旋涂工艺使得溶液铺展成膜,并结合高温退火去除湿膜中的有机杂质等,使湿膜发生氧化反应形成相应的氧化物薄膜。
与现有技术相比,本发明具有如下优点及有益效果:
本发明通过制备氧化物前驱体溶液,结合旋涂以及退火工艺制备ZrO2和In2O3薄膜,并以这两种薄膜分别作为绝缘层和有源层制备TFT器件,无需真空环境,成本低,操作简便。
附图说明
图1是实施例1制备的薄膜晶体管的结构示意图。图中编号说明如下:1-玻璃衬底,2-ITO底栅,3-氧化锆绝缘层,4-氧化铟有源层,5-Al源/漏电极。
图2是实施例1所得薄膜晶体管的输出特性曲线图。
图3是实施例1所得薄膜晶体管的转移特性曲线图。
具体实施方式
下面结合实施例及附图对本发明作进一步详细的描述,但本发明的实施方式不限于此。
实施例1
本实施例的一种氧化物薄膜晶体管,通过如下方法制备得到:
(1)前驱体配制:将2.576g Zr(NO3)4·5H2O(五水合硝酸锆)溶于10ml乙二醇单甲醚(2-MOE)中,搅拌老化得到0.6mol/L的绝缘层前驱体溶液;将0.30083g In(NO3)3(硝酸铟)溶于10ml乙二醇单甲醚(2-MOE)中,搅拌老化得到0.1mol/L的有源层前驱体溶液。
(2)衬底制备:在玻璃基板表面沉积一层150nm的ITO电极,清洗烘干,得到ITO玻璃衬底。
(3)在ITO玻璃衬底按所选工艺参数旋涂步骤(1)所得的绝缘层前驱体溶液,旋涂转速6000rpm,每次匀胶时间40s,匀胶次数3次,每次匀胶之间退火温度300℃,时间4min,然后在300℃退火处理1h,得到氧化锆绝缘层薄膜。
(4)在绝缘层上旋涂步骤(1)所得的有源层前驱体溶液,旋涂转速5000rpm,每次匀胶时间40s,匀胶次数3次,每次匀胶之间退火温度300℃,时间4min,然后在300℃退火处理1h,得到氧化铟有源层薄膜。
(5)在氧化铟有源层上通过热蒸发镀Al,获得源/漏电极(厚度为100nm)。
本实施例所得薄膜晶体管的结构示意图如图1所示。由依次层叠的玻璃衬底1,ITO底栅2,氧化锆绝缘层3,氧化铟有源层4和Al源/漏电极5构成。
本实施例所得薄膜晶体管的输出特性曲线图和转移特性曲线图分别如图2和图3所示。由以上结果可知,本发明通过溶液法获取的TFT器件具有优异的电学性能。
实施例2
本实施例的一种氧化物薄膜晶体管,通过如下方法制备得到:
(1)前驱体配制:将1.288g Zr(NO3)4·5H2O(五水合硝酸锆)溶于10ml乙二醇单甲醚(2-MOE)中,搅拌老化得到0.3mol/L的绝缘层前驱体溶液;将0.90249g In(NO3)3(硝酸铟)溶于10ml乙二醇单甲醚(2-MOE)中,搅拌老化得到0.3mol/L的有源层前驱体溶液。
(2)衬底制备:在玻璃基板表面沉积一层150nm的ITO电极,清洗烘干,得到ITO玻璃衬底。
(3)在ITO玻璃衬底按所选工艺参数旋涂步骤(1)所得的绝缘层前驱体溶液,旋涂转速4000rpm,每次匀胶时间30s,匀胶次数6次,每次匀胶之间退火温度300℃,时间5min,然后在300℃退火处理2h,得到氧化锆绝缘层薄膜。
(4)在绝缘层上旋涂步骤(1)所得的有源层前驱体溶液,旋涂转速4000rpm,每次匀胶时间30s,匀胶次数1次,每次匀胶之间退火温度300℃,时间5min,然后在300℃退火处理2h,得到氧化铟有源层薄膜。
(5)在氧化铟有源层上通过热蒸发镀Al,获得源/漏电极(厚度为100nm)。
本实施例所得薄膜晶体管与实施例1具有同样优异的电学性能。
实施例3
本实施例的一种氧化物薄膜晶体管,通过如下方法制备得到:
(1)前驱体配制:将2.147g Zr(NO3)4·5H2O(五水合硝酸锆)溶于10ml乙二醇单甲醚(2-MOE)中,搅拌老化得到0.5mol/L的绝缘层前驱体溶液;将0.60166g In(NO3)3(硝酸铟)溶于10ml乙二醇单甲醚(2-MOE)中,搅拌老化得到0.2mol/L的有源层前驱体溶液。
(2)衬底制备:在玻璃基板表面沉积一层150nm的ITO电极,清洗烘干,得到ITO玻璃衬底。
(3)在ITO玻璃衬底按所选工艺参数旋涂步骤(1)所得的绝缘层前驱体溶液,旋涂转速5000rpm,每次匀胶时间30s,匀胶次数4次,每次匀胶之间退火温度300℃,时间4min,然后在300℃退火处理1.5h,得到氧化锆绝缘层薄膜。
(4)在绝缘层上旋涂步骤(1)所得的有源层前驱体溶液,旋涂转速6000rpm,每次匀胶时间40s,匀胶次数2次,每次匀胶之间退火温度300℃,时间4min,然后在300℃退火处理1.5h,得到氧化铟有源层薄膜。
(5)在氧化铟有源层上通过热蒸发镀Al,获得源/漏电极(厚度为100nm)。
本实施例所得薄膜晶体管与实施例1具有同样优异的电学性能。
上述实施例为本发明较佳的实施方式,但本发明的实施方式并不受上述实施例的限制,其它的任何未背离本发明的精神实质与原理下所作的改变、修饰、替代、组合、简化,均应为等效的置换方式,都包含在本发明的保护范围之内。

Claims (8)

1.一种溶液法制备氧化物薄膜晶体管的方法,其特征在于包括如下制备步骤:
(1)将Zr(NO3)4·5H2O和In(NO3)3分别溶于乙二醇单甲醚中,室温下搅拌老化,分别得到绝缘层前驱体溶液和有源层前驱体溶液;
(2)衬底制备:在玻璃基板表面沉积一层图形化的ITO底栅,清洗烘干,得到ITO玻璃衬底;
(3)在ITO玻璃衬底上旋涂步骤(1)所得绝缘层前驱体溶液,然后退火处理,得到氧化锆绝缘层薄膜;
(4)在氧化锆绝缘层薄膜上旋涂步骤(1)所得有源层前驱体溶液,然后退火处理,得到氧化铟有源层薄膜;
(5)在氧化铟有源层上蒸镀源/漏电极,得到氧化物薄膜晶体管。
2.根据权利要求1所述的一种溶液法制备氧化物薄膜晶体管的方法,其特征在于:步骤(1)中所述绝缘层前驱体溶液中Zr(NO3)4·5H2O的浓度为0.3~0.6mol/L,有源层前驱体溶液中In(NO3)3的浓度为0.1~0.3mol/L。
3.根据权利要求1所述的一种溶液法制备氧化物薄膜晶体管的方法,其特征在于:步骤(2)中所述ITO底栅的厚度为150nm。
4.根据权利要求1所述的一种溶液法制备氧化物薄膜晶体管的方法,其特征在于步骤(3)中所述旋涂的工艺条件为:转速4000~6000rpm,匀胶次数3~6次,每次匀胶时间30~40s,每次匀胶之间退火温度300℃,时间3~5min。
5.根据权利要求1所述的一种溶液法制备氧化物薄膜晶体管的方法,其特征在于步骤(4)中所述旋涂的工艺条件为:转速4000~6000rpm,匀胶次数1~3次,每次匀胶时间30~40s,每次匀胶之间退火温度300℃,时间3~5min。
6.根据权利要求1所述的一种溶液法制备氧化物薄膜晶体管的方法,其特征在于:步骤(3)和步骤(4)中所述退火处理是指在300℃退火处理1~2h。
7.根据权利要求1所述的一种溶液法制备氧化物薄膜晶体管的方法,其特征在于:步骤(5)中所述源/漏电极是指厚度为100nm的Al源/漏电极。
8.一种氧化物薄膜晶体管,其特征在于:通过权利要求1~7任一项所述的方法制备得到。
CN201810522017.1A 2018-05-28 2018-05-28 一种溶液法制备氧化物薄膜晶体管的方法 Pending CN108766889A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810522017.1A CN108766889A (zh) 2018-05-28 2018-05-28 一种溶液法制备氧化物薄膜晶体管的方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810522017.1A CN108766889A (zh) 2018-05-28 2018-05-28 一种溶液法制备氧化物薄膜晶体管的方法

Publications (1)

Publication Number Publication Date
CN108766889A true CN108766889A (zh) 2018-11-06

Family

ID=64006226

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810522017.1A Pending CN108766889A (zh) 2018-05-28 2018-05-28 一种溶液法制备氧化物薄膜晶体管的方法

Country Status (1)

Country Link
CN (1) CN108766889A (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110137247A (zh) * 2019-04-12 2019-08-16 西交利物浦大学 双层金属氧化物半导体异质结薄膜晶体管及其制备方法
CN110517958A (zh) * 2019-08-09 2019-11-29 中山大学 一种氧化物薄膜晶体管的制备方法
CN111415870A (zh) * 2020-04-17 2020-07-14 华南理工大学 一种改善溶液法制备的金属氧化物tft器件性能的方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105914150A (zh) * 2016-04-29 2016-08-31 京东方科技集团股份有限公司 薄膜晶体管及制备方法、阵列基板及制备方法、显示面板、显示装置
CN106431397A (zh) * 2016-09-14 2017-02-22 齐鲁工业大学 一种高介电氧化锆薄膜的低温溶液制备方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105914150A (zh) * 2016-04-29 2016-08-31 京东方科技集团股份有限公司 薄膜晶体管及制备方法、阵列基板及制备方法、显示面板、显示装置
CN106431397A (zh) * 2016-09-14 2017-02-22 齐鲁工业大学 一种高介电氧化锆薄膜的低温溶液制备方法

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
SI JOON KIM等: "Review of solution-processed oxide thin-film transistors", 《 JAPANESE JOURNAL OF APPLIED PHYSICS 》 *
WANGYING XU等: "Facile and Environmentally Friendly Solution-Processed Aluminum Oxide Dielectric for Low-Temperature, High-Performance Oxide Thin-Film Transistors", 《ACS APPL. MATER. INTERFACES》 *
WEI CAI等: "A Simple Method for High-Performance,Solution-Processed, Amorphous ZrO2 Gate Insulator TFT with a High Concentration Precursor", 《MATERIALS》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110137247A (zh) * 2019-04-12 2019-08-16 西交利物浦大学 双层金属氧化物半导体异质结薄膜晶体管及其制备方法
CN110517958A (zh) * 2019-08-09 2019-11-29 中山大学 一种氧化物薄膜晶体管的制备方法
CN111415870A (zh) * 2020-04-17 2020-07-14 华南理工大学 一种改善溶液法制备的金属氧化物tft器件性能的方法

Similar Documents

Publication Publication Date Title
CN108766889A (zh) 一种溶液法制备氧化物薄膜晶体管的方法
CN103715147B (zh) 互补型薄膜晶体管驱动背板及其制作方法、显示面板
CN103413833B (zh) 一种柔性ZnO基薄膜晶体管及其制备方法
CN105489486B (zh) 一种基于超薄氧化镁高k介电层薄膜晶体管的制备方法
CN106384785B (zh) 一种锡掺杂甲基铵基碘化铅钙钛矿太阳能电池
CN104701328B (zh) 一种阵列基板及其制造方法、显示装置
CN105655353A (zh) Tft阵列基板结构及其制作方法
CN108447790A (zh) 一种基于低温氧化锆绝缘层的薄膜晶体管及其制备方法
CN103311128A (zh) 一种自对准金属氧化物薄膜晶体管及其制作方法
CN103985639B (zh) 一种薄膜晶体管及其制备方法、显示基板、显示装置
CN110416087A (zh) 具有钝化增强层的金属氧化物薄膜晶体管及其制作方法
CN106803536A (zh) 一种钙钛矿太阳能电池及其制备方法
CN108346703A (zh) 一种提高溶液法氧化物绝缘层tft偏压稳定性的方法
CN102810483B (zh) 氧化物半导体薄膜及制备方法、薄膜晶体管及制备方法
CN103078014A (zh) 铁酸铋/钛酸铋钠-钛酸钡异质结构铁电薄膜太阳能电池的制备方法
CN101924070A (zh) 一种有源矩阵有机发光显示器及其制造方法
CN107910030A (zh) 一种柔性bnt铁电薄膜的制备方法
CN107833969A (zh) 一种高效率平面异质结钙钛矿薄膜太阳能电池及制备方法
CN103022077A (zh) 一种含氧化物薄膜晶体管的oled装置
CN104952914A (zh) 一种氧化物半导体薄膜、薄膜晶体管、制备方法及装置
WO2020108140A1 (zh) 一种溶液法制备锆铝氧化物绝缘层薄膜及叠层结构的方法
CN108417495A (zh) 一种金属氧化物钝化的薄膜晶体管的制备
CN111129160B (zh) 基于氧化锆和氧化镧的透明薄膜晶体管器件及其制备方法
CN108389777A (zh) 一种溶液法制备氧化锆绝缘层薄膜及叠层结构的方法
US10811510B2 (en) Thin film transistor, manufacturing method thereof, array substrate, display panel, and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20181106