CN108566126B - Motor control system based on OR gate - Google Patents
Motor control system based on OR gate Download PDFInfo
- Publication number
- CN108566126B CN108566126B CN201810428004.8A CN201810428004A CN108566126B CN 108566126 B CN108566126 B CN 108566126B CN 201810428004 A CN201810428004 A CN 201810428004A CN 108566126 B CN108566126 B CN 108566126B
- Authority
- CN
- China
- Prior art keywords
- voltage
- capacitor
- gate
- negative
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims description 55
- 238000010586 diagram Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000004146 energy storage Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
- H02P6/00—Arrangements for controlling synchronous motors or other dynamo-electric motors using electronic commutation dependent on the rotor position; Electronic commutators therefor
- H02P6/08—Arrangements for controlling the speed or torque of a single motor
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
- Control Of Motors That Do Not Use Commutators (AREA)
Abstract
The motor control system based on the OR gate comprises four paths of OR gate circuits, wherein three paths of the OR gate circuits are control circuits for controlling the output of a driving chip, one path of the OR gate circuits is a negative-pressure charge pump circuit, the negative-pressure charge pump circuit comprises a voltage input end, a square wave generating module, a negative-pressure charge pump module and a voltage output end, the square wave generating module is powered by the voltage input end and generates a square wave signal with fixed frequency, and the square wave signal is transmitted into the negative-pressure charge pump module so that the voltage output end provides a stable negative voltage for a voltage comparator and a MOS tube driving chip of the motor control system based on the OR gate. The motor control system provided by the invention can output stable negative voltage, and has the advantages of small voltage drop, low power consumption, high space utilization rate, low cost and high efficiency.
Description
Technical Field
The invention relates to the field of circuit control, in particular to a motor control system based on an OR gate.
Background
With the rapid development of semiconductor technology, in order to meet the requirements of diversification and high performance, the circuit structure of electronic products is more and more complex, so that a problem is often encountered, namely that in a large system, different power supply voltages and even negative pressures are required for each subsystem. The charge pump has simple structure, low power consumption and low price, and becomes the best choice of the voltage converter.
The traditional negative-pressure charge pump is mostly a four-phase charge pump. Four groups of analog switches need to be controlled, the structure is complex, the cost is high, the number of components is large, a large space is occupied, and the optimal design cannot be achieved.
In the control circuitry, a four-way input or gate buffer is often used, since the control circuitry sometimes requires a negative voltage opposite to the supply voltage to control the drive circuitry as a low level such as an op amp comparator. The OR gate-based motor control system can output stable power supply negative voltage only by utilizing one path of OR gate buffer to form the negative charge pump, has small voltage drop and low power consumption, can be used for other control circuits and the like, improves the space utilization rate, reduces the cost and improves the efficiency.
Disclosure of Invention
In order to solve the problems, the invention provides an OR gate-based motor control system which can output stable negative voltage, has small voltage drop, low power consumption, high space utilization rate, low cost and high efficiency.
The invention is realized by the following technical scheme:
the invention provides an or-gate-based motor control system which is used for controlling a brushless motor and comprises four paths of or-gate circuits, wherein three paths of the or-gate-based motor control system are control circuits used for controlling output of a driving chip, one path of the control circuits is a negative-pressure charge pump circuit, the negative-pressure charge pump circuit comprises a voltage input end, a square wave generating module, a negative-pressure charge pump module and a voltage output end, the square wave generating module is powered by the voltage input end and generates a square wave signal with fixed frequency, and the square wave signal is transmitted into the negative-pressure charge pump module so that the voltage output end provides a stable negative voltage for a voltage comparator and a MOS tube driving chip of the or-gate-based motor control system.
Wherein the stable negative voltage is of opposite polarity to the input voltage at the voltage input.
Further, the negative-pressure charge pump circuit comprises a resistor R1, wherein one end of the resistor R1 is coupled with the voltage input end, and the other end of the resistor R1 is coupled with the square wave generator module.
Further, the square wave generating module includes:
a capacitor C1, a resistor R2, an OR gate buffer D, and an NMOS transistor Q1;
the output end of the resistor R1 is commonly connected to the first end of the resistor R2 and the first end of the NMOS tube Q1, the second end of the resistor R2 is commonly connected to the 2 pin and the 3 pin of the OR gate buffer D and the first end of the capacitor C1, the 1 pin of the OR gate buffer D is coupled to the second end of the NMOS tube Q1, and the third end of the NMOS tube Q1 and the second end of the capacitor C1 are first grounding ends.
Further, the negative pressure charge pump module includes:
a capacitor C2, a diode D1, a diode D2, and a capacitor C3;
the input end of the capacitor C2 is commonly connected with the output end of the resistor R1, the first end of the resistor R2 and the first end of the NMOS tube Q1, the output end of the capacitor C2 is commonly connected with the output end of the diode D1 and the input end of the diode D2, the first end of the capacitor C3 is the input end of the diode D1, and the second end of the capacitor C3 and the output end of the diode D2 are the second grounding ends.
Further, the first end of the capacitor C3 is also the voltage output end.
Further, after the voltage of the capacitor C1 to the first ground terminal is greater than the threshold voltage of the or gate buffer D, the 3 pin of the or gate buffer D changes from low level to high level, the NMOS transistor Q1 starts to conduct, the drain voltage of the NMOS transistor Q1 changes from high level to low level, and the capacitor C1 discharges to the first ground terminal through the resistor R1 and the NMOS transistor Q1.
Further, after the voltage of the capacitor C1 to the first ground terminal is smaller than the threshold voltage of the or gate buffer D, the 3 pin of the or gate buffer D is changed from high level to low level.
Further, when the input terminal of the capacitor C2 changes from high level to low level, the output terminal of the capacitor C2 changes from 0V to negative voltage.
The invention has the beneficial effects that:
the motor control system based on the OR gate comprises four paths of OR gate circuits, wherein three paths of the OR gate circuits are control circuits for controlling the output of a driving chip, one path of the OR gate circuits is a negative-pressure charge pump circuit, the negative-pressure charge pump circuit comprises a voltage input end, a square wave generating module, a negative-pressure charge pump module and a voltage output end, the square wave generating module is powered by the voltage input end and generates a square wave signal with fixed frequency, and the square wave signal is transmitted into the negative-pressure charge pump module so that the voltage output end provides a stable negative voltage for a voltage comparator and a MOS tube driving chip of the motor control system based on the OR gate. The motor control system provided by the invention can output stable negative voltage, and has the advantages of small voltage drop, low power consumption, high space utilization rate, low cost and high efficiency.
Drawings
FIGS. 1-2 are schematic circuit diagrams of OR gate-based motor control systems of the present invention;
fig. 3 is a schematic circuit diagram of a negative voltage charge pump circuit according to the present invention.
Detailed Description
In order to more clearly and completely describe the technical scheme of the invention, the invention is further described below with reference to the accompanying drawings.
Referring to fig. 1-3, the present invention proposes an or gate-based motor control system for controlling a brushless motor, the or gate-based motor control system includes four or gate circuits, wherein three of the four or gate circuits are control circuits for controlling output of a driving chip, one of the three or gate circuits is a negative-pressure charge pump circuit, the negative-pressure charge pump circuit includes a voltage input terminal 10, a square wave generating module 20, a negative-pressure charge pump module 30 and a voltage output terminal 40, the square wave generating module 20 is powered by the voltage input terminal 10 and generates a square wave signal with a fixed frequency, and the square wave signal is transmitted into the negative-pressure charge pump module 30 so that the voltage output terminal 40 provides a stable negative voltage for a voltage comparator and a MOS transistor driving chip of the or gate-based motor control system.
In one embodiment of the present invention, please refer to fig. 1, in the or-gate-based motor control system, three control circuits for controlling the output of the driving chip are A, B, C three phases, wherein the upper tube driving signals on the 1 pin of the a phase, the 5 pin of the B phase and the 8 pin of the C phase are inverted signals, the externally input PWM modulating signals are also inverted signals after being isolated by the optocoupler, the 2 pin of the a phase, the 6 pin of the B phase and the 9 pin of the C phase are externally connected PWM modulating signals, and the 3 pin of the a phase, the 4 pin of the B phase and the 10 pin of the C phase are upper tube PWM modulating driving signals; the rest is designed into a negative-pressure charge pump circuit, so that a stable negative voltage is provided for a voltage comparator and a MOS tube driving chip of the motor control system based on the OR gate, the circuit stability and the reliability of the motor control system based on the OR gate are improved, and the motor control system based on the OR gate has the characteristics of small voltage drop, low power consumption, high space utilization rate, low cost and high efficiency.
In one embodiment of the invention, A, B, C three phases may be three out of a CD4071 four-way or gate.
Wherein the stable negative voltage is of opposite polarity to the input voltage of the voltage input 10.
Further, the negative voltage charge pump circuit includes a resistor R1, where one end of the resistor R1 is coupled to the voltage input terminal 10, and the other end is coupled to the square wave generator module.
Further, the square wave generating module 20 includes:
a capacitor C1, a resistor R2, an OR gate buffer D, and an NMOS transistor Q1;
the output end of the resistor R1 is commonly connected to the first end of the resistor R2 and the first end of the NMOS tube Q1, the second end of the resistor R2 is commonly connected to the 2 pin and the 3 pin of the OR gate buffer D and the first end of the capacitor C1, the 1 pin of the OR gate buffer D is coupled to the second end of the NMOS tube Q1, and the third end of the NMOS tube Q1 and the second end of the capacitor C1 are first grounding ends.
Further, the negative pressure charge pump module 30 includes:
a capacitor C2, a diode D1, a diode D2, and a capacitor C3;
the input end of the capacitor C2 is commonly connected with the output end of the resistor R1, the first end of the resistor R2 and the first end of the NMOS tube Q1, the output end of the capacitor C2 is commonly connected with the output end of the diode D1 and the input end of the diode D2, the first end of the capacitor C3 is the input end of the diode D1, and the second end of the capacitor C3 and the output end of the diode D2 are the second grounding ends.
Further, the first terminal of the capacitor C3 is also the voltage output terminal 40.
Further, after the voltage of the capacitor C1 to the first ground terminal is greater than the threshold voltage of the or gate buffer D, the 3 pin of the or gate buffer D changes from low level to high level, the NMOS transistor Q1 starts to conduct, the drain voltage of the NMOS transistor Q1 changes from high level to low level, and the capacitor C1 discharges to the first ground terminal through the resistor R1 and the NMOS transistor Q1.
Further, after the voltage of the capacitor C1 to the first ground terminal is smaller than the threshold voltage of the or gate buffer D, the 3 pin of the or gate buffer D is changed from high level to low level.
Further, when the input terminal of the capacitor C2 changes from high level to low level, the output terminal of the capacitor C2 changes from 0V to negative voltage.
In the present embodiment, the type of the or gate buffer D is CD4071BPW; the voltage input terminal 10 is 15V.
The implementation principle of the voltage-controlled oscillator voltage compensation circuit is described below with reference to this embodiment:
as shown in fig. 2, vcc charges capacitor C1 by electron R1 upon power-up, pins 1 and 2 of or gate buffer D are low, and pin 3 of or gate buffer D also outputs low. When the voltage of the capacitor C1 to the first ground terminal is greater than the threshold voltage of the or gate buffer D, the 3 pin of the or gate buffer D changes from low level to high level, the NMOS transistor Q1 starts to conduct, the drain voltage of the NMOS transistor Q1 changes from high level to low level, and the capacitor C1 discharges to the first ground terminal through the resistor R1 and the NMOS transistor Q1. When the voltage of the capacitor C1 to the first ground terminal is smaller than the threshold voltage of the or gate buffer D, the 3 pin of the or gate buffer D is changed from high level to low level, and the above steps are repeated, the square wave generating module 20 outputs a square wave with a fixed frequency, so as to provide a stable oscillation frequency for the negative voltage charge pump module 30.
When the power is just on, the left side of the capacitor C2 is 15V high level, the right side is about 0V low level to the second grounding end, the square wave signal is amplified through the resistor R1 and the NMOS tube Q1, when the 3-pin output of the OR gate buffer D is high level, the NMOS tube Q1 is opened, the left end of the capacitor C2 is suddenly changed into low level, and the voltage at the two ends of the capacitor C2 cannot be suddenly changed, and at the moment, the voltage at the right end of the capacitor C2 is changed from 0V to-Vcc. The capacitor C3 plays a role in energy storage and filtering, and the resistor R3 provides a discharging path for the capacitor C3, so that a stable negative pressure is obtained.
Of course, the present invention can be implemented in various other embodiments, and based on this embodiment, those skilled in the art can obtain other embodiments without any inventive effort, which fall within the scope of the present invention.
Claims (4)
1. The motor control system based on the OR gate is used for controlling a brushless motor and is characterized by comprising four paths of OR gate circuits, wherein three paths of the OR gate circuits are control circuits for controlling the output of a driving chip, one path of the OR gate circuits is a negative-pressure charge pump circuit, the negative-pressure charge pump circuit comprises a voltage input end, a square wave generating module, a negative-pressure charge pump module and a voltage output end, the square wave generating module is powered by the voltage input end and generates a square wave signal with fixed frequency, and the square wave signal is transmitted into the negative-pressure charge pump module so that the voltage output end provides a stable negative voltage for a voltage comparator and a MOS tube driving chip of the motor control system based on the OR gate; the negative-pressure charge pump circuit comprises a resistor R1, wherein one end of the resistor R1 is coupled with the voltage input end, and the other end of the resistor R1 is coupled with the square wave generator module;
the square wave generating module comprises a capacitor C1, a resistor R2, an OR gate buffer D and an NMOS tube Q1; the output end of the resistor R1 is commonly connected to the first end of the resistor R2 and the first end of the NMOS tube Q1, the second end of the resistor R2 is commonly connected to the 2 pin and the 3 pin of the OR gate buffer D and the first end of the capacitor C1, the 1 pin of the OR gate buffer D is coupled to the second end of the NMOS tube Q1, and the third end of the NMOS tube Q1 and the second end of the capacitor C1 are first grounding ends;
the negative pressure charge pump module includes:
a capacitor C2, a diode D1, a diode D2, and a capacitor C3;
the input end of the capacitor C2 is commonly connected with the output end of the resistor R1, the first end of the resistor R2 and the first end of the NMOS tube Q1, the output end of the capacitor C2 is commonly connected with the output end of the diode D1 and the input end of the diode D2, the first end of the capacitor C3 is the input end of the diode D1, and the second end of the capacitor C3 and the output end of the diode D2 are second grounding ends;
when the voltage of the capacitor C1 to the first ground terminal is greater than the threshold voltage of the or gate buffer D, the 3 pin of the or gate buffer D changes from low level to high level, the NMOS transistor Q1 starts to be turned on, the drain voltage of the NMOS transistor Q1 changes from high level to low level, and the capacitor C1 discharges to the first ground terminal through the resistor R1 and the NMOS transistor Q1;
when the voltage of the capacitor C1 to the first ground terminal is smaller than the threshold voltage of the or gate buffer D, the 3 pin of the or gate buffer D is changed from high level to low level.
2. The or gate based motor control system of claim 1, wherein the steady negative voltage is of opposite polarity to the input voltage at the voltage input.
3. The or gate-based motor control system of claim 1, wherein the first terminal of the capacitor C3 is also the voltage output terminal.
4. The or gate-based motor control system according to claim 1, wherein the output terminal of the capacitor C2 is changed from 0V to a negative voltage when the input terminal of the capacitor C2 is changed from a high level to a low level.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810428004.8A CN108566126B (en) | 2018-05-07 | 2018-05-07 | Motor control system based on OR gate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810428004.8A CN108566126B (en) | 2018-05-07 | 2018-05-07 | Motor control system based on OR gate |
Publications (2)
Publication Number | Publication Date |
---|---|
CN108566126A CN108566126A (en) | 2018-09-21 |
CN108566126B true CN108566126B (en) | 2023-11-28 |
Family
ID=63538088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810428004.8A Active CN108566126B (en) | 2018-05-07 | 2018-05-07 | Motor control system based on OR gate |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108566126B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109538025B (en) * | 2018-11-15 | 2020-11-17 | 湖南金杯新能源发展有限公司 | Electronic lock control device and electronic lock |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN202978703U (en) * | 2012-05-08 | 2013-06-05 | 成都芯源系统有限公司 | Switching power supply circuit |
CN203231777U (en) * | 2013-04-01 | 2013-10-09 | 燕山大学 | Drive circuit of electromagnetic flowmeter |
CN204928098U (en) * | 2015-07-22 | 2015-12-30 | 浙江联宜电机股份有限公司 | Brushless motor driver over -current protection circuit |
CN205693559U (en) * | 2016-06-22 | 2016-11-16 | 珠海泓芯科技有限公司 | Charge pump drive circuit |
CN208386450U (en) * | 2018-05-07 | 2019-01-15 | 深圳市振华微电子有限公司 | It is a kind of based on or door electric machine control system |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101504587B1 (en) * | 2008-08-12 | 2015-03-23 | 삼성전자주식회사 | Negative supply voltage generating circuit and semiconductor integrated circuit having the same |
-
2018
- 2018-05-07 CN CN201810428004.8A patent/CN108566126B/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN202978703U (en) * | 2012-05-08 | 2013-06-05 | 成都芯源系统有限公司 | Switching power supply circuit |
CN203231777U (en) * | 2013-04-01 | 2013-10-09 | 燕山大学 | Drive circuit of electromagnetic flowmeter |
CN204928098U (en) * | 2015-07-22 | 2015-12-30 | 浙江联宜电机股份有限公司 | Brushless motor driver over -current protection circuit |
CN205693559U (en) * | 2016-06-22 | 2016-11-16 | 珠海泓芯科技有限公司 | Charge pump drive circuit |
CN208386450U (en) * | 2018-05-07 | 2019-01-15 | 深圳市振华微电子有限公司 | It is a kind of based on or door electric machine control system |
Also Published As
Publication number | Publication date |
---|---|
CN108566126A (en) | 2018-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108390556B (en) | Charge pump circuit | |
US5347171A (en) | Efficient negative charge pump | |
US20050184707A1 (en) | Capacitor charge sharing charge pump | |
JPH05298885A (en) | Charge pump circuit | |
CN103560686B (en) | The diodeless full-wave rectifier of AC/DC conversion on lower powered chip | |
KR100347140B1 (en) | Voltage conversion circuit | |
US7009857B2 (en) | Soft-start charge pump circuit | |
US7724073B2 (en) | Charge pump circuit | |
KR100716521B1 (en) | Level shift circuit and semiconductor device | |
US7479811B2 (en) | Sample/hold circuit module | |
CN103151944B (en) | A self-starting transistor full-wave rectifier for alternating current-direct current conversion on a chip | |
US10483844B2 (en) | Charge pump arrangement and method for operating a charge pump arrangement | |
CN101640482B (en) | Electrification overshoot voltage inhibitor for power supply regulator | |
CN108566126B (en) | Motor control system based on OR gate | |
Kailuke et al. | Design and implementation of low power dickson charge pump in 0.18 μm CMOS process | |
CN101420189B (en) | Ultrasonic motor controlling integrated circuit based on voltage controlled oscillator | |
CN110098832B (en) | DCDC conversion circuit for starting double-output at ultralow voltage and implementation method thereof | |
CN112581997B (en) | Power module and memory | |
CN208386450U (en) | It is a kind of based on or door electric machine control system | |
CN201118441Y (en) | High-performance and high-reliability negative voltage generation circuit | |
CN107666143B (en) | Negative pressure charge pump circuit | |
WO2021142697A1 (en) | Clock signal generator, on-chip clock system, and chip | |
CN104716820A (en) | Soft start and direct-current voltage conversion circuit and electronic device | |
KR100576812B1 (en) | charge pump circuit and high voltage generating circuit | |
CN108932006B (en) | Level conversion circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |