CN108447829B - Package structure and its manufacturing method - Google Patents
Package structure and its manufacturing method Download PDFInfo
- Publication number
- CN108447829B CN108447829B CN201710120094.XA CN201710120094A CN108447829B CN 108447829 B CN108447829 B CN 108447829B CN 201710120094 A CN201710120094 A CN 201710120094A CN 108447829 B CN108447829 B CN 108447829B
- Authority
- CN
- China
- Prior art keywords
- carrier
- package structure
- cover
- cladding layer
- electronic component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/20—Arrangements for protection of devices protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/019—Manufacture or treatment of bond pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/877—Bump connectors and die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
Abstract
Description
技术领域technical field
本发明关于一种封装结构,特别是关于一种堆叠的封装结构及其制法。The present invention relates to a package structure, in particular to a stacked package structure and a manufacturing method thereof.
背景技术Background technique
随着近年来可携式电子产品的蓬勃发展,各类相关产品的开发亦朝向高密度、高性能以及轻、薄、短、小的趋势,为此,业界发展出各式整合多芯片的封装态样,以期能符合电子产品轻薄短小与高密度的要求。With the vigorous development of portable electronic products in recent years, the development of various related products is also towards the trend of high density, high performance, light, thin, short and small. Therefore, the industry has developed various integrated multi-chip packages. In order to meet the requirements of light, thin, short and high density of electronic products.
图1为现有半导体封装结构1的剖视示意图。如图1所示,该半导体封装结构1的制法通过于一基板10的上、下两侧设置半导体元件11与被动元件11’,再以封装胶体14包覆该些半导体元件11与被动元件11’,并使该基板10的接点(I/O)100外露于该封装胶体(moldingcompound)14,之后形成多个焊球13于该些接点100上,以于后续制程中,该半导体封装结构1透过该焊球13接置如电路板或另一线路板的电子装置(图略)。FIG. 1 is a schematic cross-sectional view of a conventional
然而,现有半导体封装结构1中,由于该封装胶体14的模压(molding)范围缩减以外露该些接点100,因而需视该半导体封装结构1的尺寸而使用特定尺寸的模压模具,故单一模压模具无法适用于各种半导体封装结构1的尺寸,因而增加生产成本。However, in the conventional
又,该些半导体元件11与被动元件11’包覆于该封装胶体14中,致使该些半导体元件11与被动元件11’的散热效果不佳。In addition, the
因此,如何克服上述现有技术的种种问题,实已成目前亟欲解决的课题。Therefore, how to overcome the above-mentioned various problems of the prior art has become an urgent problem to be solved at present.
发明内容SUMMARY OF THE INVENTION
鉴于上述现有技术的缺失,本发明提供一种封装结构及其制法,提高该封装结构的散热效率,并对该电子元件提供EMI屏蔽的效果。In view of the above-mentioned deficiencies in the prior art, the present invention provides a package structure and a manufacturing method thereof, which can improve the heat dissipation efficiency of the package structure and provide an EMI shielding effect to the electronic component.
本发明的封装结构,包括:承载件;电子元件,其接置于该承载件上;多个导电元件,其接置于该承载件上;遮盖件,其接置于该承载件上并覆盖该电子元件;以及金属架,其包含有多个电性接触垫,以供该多个导电元件结合至该多个电性接触垫上。The packaging structure of the present invention includes: a carrier; an electronic element, which is connected to the carrier; a plurality of conductive elements, which are connected to the carrier; and a cover, which is connected to the carrier and covers the electronic component; and a metal frame including a plurality of electrical contact pads for the plurality of conductive elements to be bonded to the plurality of electrical contact pads.
本发明还提供一种封装结构的制法,包括:提供一包含承载件以及接置于该承载件上的电子元件与多个导电元件的电子组件;接置遮盖件于该承载件上以覆盖该电子元件;以及将该电子组件透过该导电元件结合至一包含有多个电性接触垫的金属架上,以供该多个导电元件接置于该多个电性接触垫上。The present invention also provides a method for manufacturing a package structure, comprising: providing an electronic component including a carrier, an electronic component and a plurality of conductive elements mounted on the carrier; and attaching a cover on the carrier to cover The electronic component; and the electronic component is bonded to a metal frame including a plurality of electrical contact pads through the conductive component, so that the plurality of conductive components are connected to the plurality of electrical contact pads.
前述的封装结构及其制法中,该金属架为导线架。In the aforementioned packaging structure and its manufacturing method, the metal frame is a lead frame.
前述的封装结构及其制法中,该金属架还包含对应该电子元件位置的板体,且令该多个电性接触垫位于该板体的周围。该板体结合至该遮盖件上。In the aforementioned package structure and its manufacturing method, the metal frame further includes a board body corresponding to the position of the electronic component, and the plurality of electrical contact pads are located around the board body. The plate body is combined with the cover.
前述的封装结构及其制法中,该遮盖件通过中介层结合至该电子元件上。In the aforementioned package structure and its manufacturing method, the cover member is bonded to the electronic component through an interposer.
前述的封装结构及其制法中,还包括支撑件,其接置于该承载件上,以令该遮盖件抵靠于该支撑件上。例如,该支撑件设于两该电子元件之间,且该支撑件接地。In the aforementioned packaging structure and the manufacturing method thereof, a support member is further included, which is connected to the carrier member, so that the cover member abuts on the support member. For example, the support is arranged between the two electronic components, and the support is grounded.
前述的封装结构及其制法中,还包括包覆层,其形成于该承载件与该金属架之间,以包覆该遮盖件与该些导电元件,且令该电性接触垫外露出该包覆层。例如,该遮盖件外露该包覆层或未外露该包覆层;或者,该电性接触垫外露于该包覆层的侧面。In the aforementioned package structure and its manufacturing method, a coating layer is also included, which is formed between the carrier and the metal frame to cover the cover and the conductive elements and expose the electrical contact pads. the cladding. For example, the covering element exposes the cladding layer or does not expose the cladding layer; or, the electrical contact pads are exposed on the side of the cladding layer.
前述的封装结构及其制法中,该承载件具有相对的第一侧及第二侧,且该电子元件包含有分别接置于该第一侧及第二侧上的第一电子元件及第二电子元件,以供遮盖件接置于该第二侧上并覆盖该第二电子元件。例如,该承载件的第一侧形成有包覆层;或者,该金属架设于该承载件的第一侧及/或第二侧上。In the aforementioned package structure and its manufacturing method, the carrier has opposite first and second sides, and the electronic component includes a first electronic component and a first electronic component respectively connected to the first and second sides. Two electronic components for the cover member to be mounted on the second side and cover the second electronic component. For example, a coating layer is formed on the first side of the carrier; or, the metal is mounted on the first side and/or the second side of the carrier.
另外,前述的封装结构及其制法中,该遮盖件电性连接该承载件。该遮盖件覆盖多个该电子元件。该遮盖件设于两该电子元件之间。该遮盖件接地。In addition, in the aforementioned package structure and the manufacturing method thereof, the cover member is electrically connected to the carrier member. The cover covers a plurality of the electronic components. The cover is arranged between the two electronic components. The cover is grounded.
由上可知,本发明的封装结构及其制法中,主要通过将电子组件透过多个导电元件结合于包含有多个电性接触垫的金属架上,使该金属架的电性接触垫作为电性接点,故相较于现有技术,本发明可利用通用模压模具形成包覆电子元件件的包覆层,而无需配合封装结构的尺寸选择不同模具,因而能有效降低生产成本。As can be seen from the above, in the packaging structure and the manufacturing method of the present invention, the electronic components are mainly bonded to the metal frame including a plurality of electrical contact pads through a plurality of conductive elements, so that the electrical contact pads of the metal frame are formed. As an electrical contact, compared with the prior art, the present invention can use a general molding die to form a cladding layer covering the electronic components without selecting different dies according to the size of the package structure, thereby effectively reducing the production cost.
再者,通过在承载件上设置覆盖电子元件的遮盖件的设计,可提高该封装结构的散热效率,并对该电子元件提供EMI屏蔽的效果。Furthermore, by arranging a cover on the carrier to cover the electronic component, the heat dissipation efficiency of the package structure can be improved, and the EMI shielding effect can be provided for the electronic component.
附图说明Description of drawings
图1为现有半导体封装结构的剖面示意图;1 is a schematic cross-sectional view of a conventional semiconductor packaging structure;
图2A至图2C为本发明的封装结构的制法的剖面示意图;2A to 2C are schematic cross-sectional views of a method for manufacturing a packaging structure of the present invention;
图3A为对应图2C的后续制程的剖面示意图;3A is a schematic cross-sectional view corresponding to the subsequent process of FIG. 2C;
图3B为对应图3A的另一实施例的剖面示意图;3B is a schematic cross-sectional view corresponding to another embodiment of FIG. 3A;
图3C为对应图3A的又一实施例的剖面示意图;3C is a schematic cross-sectional view corresponding to another embodiment of FIG. 3A;
图4为对应图2C的另一实施例的剖面示意图;4 is a schematic cross-sectional view of another embodiment corresponding to FIG. 2C;
图5A为对应图2C的下视示意图;以及FIG. 5A is a schematic bottom view corresponding to FIG. 2C; and
图5B为对应图5A的另一实施例的示意图。FIG. 5B is a schematic diagram corresponding to another embodiment of FIG. 5A .
符号说明:Symbol Description:
1 半导体封装结构1 Semiconductor package structure
10 基板10 Substrates
100 接点100 contacts
11 半导体元件11 Semiconductor components
11’ 被动元件11' passive components
13 焊球13 solder balls
14 封装胶体14 Encapsulant
2,3,3’,3”,4 封装结构2,3,3’,3”,4 package structure
2a 电子组件2a Electronic components
20 承载件20 Carrier
20a 第一侧20a First side
20b 第二侧20b Second side
200 线路层200 circuit layers
21,21’,41 第一电子元件21,21’,41 First electronic component
210,220 导电凸块210,220 Conductive bumps
22,42 第二电子元件22,42 Second electronic component
221 底胶221 Primer
23,23’,23” 导电元件23, 23’, 23” conductive element
24 第一包覆层24 First cladding
25,25”,45 金属架25,25”,45 Metal Frame
250 电性接触垫250 Electrical Contact Pads
251 板体251 Board body
26 第二包覆层26 Second cladding
26a 第一表面26a First surface
26b 第二表面26b Second surface
26c 侧面26c side
27,47 支撑件27,47 Supports
28 遮盖件28 Covers
280,29 中介层。280,29 Interposer.
具体实施方式Detailed ways
以下通过特定的具体实施例说明本发明的实施方式,本领域技术人员可由本说明书所揭示的内容轻易地了解本发明的其他优点及功效。The embodiments of the present invention are described below through specific specific examples, and those skilled in the art can easily understand other advantages and effects of the present invention from the contents disclosed in this specification.
须知,本说明书所附图式所绘示的结构、比例、大小等,均仅用以配合说明书所揭示的内容,以供本领域技术人员的了解与阅读,并非用以限定本发明可实施的限定条件,故不具技术上的实质意义,任何结构的修饰、比例关系的改变或大小的调整,在不影响本发明所能产生的功效及所能达成的目的下,均应仍落在本发明所揭示的技术内容得能涵盖的范围内。同时,本说明书中所引用的如“上”、“第一”、“第二”、及“一”等的用语,亦仅为便于叙述的明了,而非用以限定本发明可实施的范围,其相对关系的改变或调整,在无实质变更技术内容下,当也视为本发明可实施的范畴。It should be noted that the structures, proportions, sizes, etc. shown in the drawings in this specification are only used to cooperate with the contents disclosed in the specification for the understanding and reading of those skilled in the art, and are not used to limit the implementation of the present invention. Restricted conditions, it does not have technical substantive significance, any structural modification, proportional relationship change or size adjustment, without affecting the effect that the present invention can produce and the purpose that can be achieved, should still fall within the present invention. The disclosed technical content must be within the scope of coverage. At the same time, the terms such as "above", "first", "second", and "one" quoted in this specification are only for the convenience of description and clarity, and are not used to limit the scope of the present invention. , the change or adjustment of the relative relationship, without substantial change of the technical content, should also be regarded as the scope of the present invention.
图2A至图2C为本发明的封装结构2的制法的剖面示意图。FIG. 2A to FIG. 2C are schematic cross-sectional views of the manufacturing method of the
如图2A所示,提供一电子组件2a,其包含一承载件20、以及设于该承载件20上的第一电子元件21,21’、第二电子元件22、导电元件23与支撑件27。As shown in FIG. 2A , an
所述的承载件20具有相对的第一侧20a与第二侧20b。于本实施例中,该承载件20例如为具有核心层与线路结构的封装基板(substrate)或无核心层(coreless)的线路结构,其具有多个线路层200,如扇出(fan out)型重布线路层(redistribution layer,简称RDL)。应可理解地,该承载件20亦可为其它可供承载如芯片等电子元件的承载单元,例如导线架(leadframe),并不限于上述。The
所述的第一电子元件21,21’设于该承载件20的第一侧20a上。于本实施例中,该第一电子元件21,21’为主动元件(如标号21)、被动元件(如标号21’)或其二者组合等,其中,该主动元件为例如半导体芯片,且该被动元件为例如电阻、电容及电感。例如,该第一电子元件21通过多个如焊锡材料的导电凸块210以覆晶方式设于该线路层200上并电性连接该线路层200;或者,该第一电子元件21可通过多个焊线(图略)以打线方式电性连接该线路层200;抑或,该第一电子元件21’可直接接触该线路层200。然而,有关该第一电子元件21,21’电性连接该承载件20的方式不限于上述。The first
于该承载件20上设置第一电子元件21,21’后,还可形成包覆该第一电子元件21,21’的第一包覆层24。于本实施例中,形成该第一包覆层24的材质为聚酰亚胺(polyimide,简称PI)、干膜(dry film)、环氧树脂(epoxy)或封装材(molding compound)。于其它实施例中,该电子组件2a可不形成该第一包覆层24。After the first
于形成该第一包覆层24后可于该承载件20上设置第二电子元件22、导电元件23及支撑件27。After the
所述的第二电子元件22设于该承载件20的第二侧20b上。于本实施例中,该第二电子元件22为主动元件、被动元件或其二者组合等,其中,该主动元件为例如半导体芯片,且该被动元件为例如电阻、电容及电感。例如,该第二电子元件22通过多个如焊锡材料的导电凸块220以覆晶方式设于该线路层200上;或者,该第二电子元件22可通过多个焊线(图略)以打线方式电性连接该线路层200。然而,有关该第二电子元件22电性连接该承载件20的方式不限于上述。The second
所述的导电元件23设于该承载件20的第二侧20b的线路层200上。于本实施例中,该导电元件23为焊球(solder ball),但不限于上述。The
所述的支撑件27设于该承载件20的第二侧20b上,并位于该第二电子元件22的周围。于本实施例中,该支撑件27为金属框架(或其它材质框架)并电性连接(如接地)该承载件20,且该导电元件23位于该支撑件27外侧。The
如图2B所示,形成底胶221于该第二电子元件22与该承载件20的第二侧20b之间,以包覆该些导电凸块220。接着,设置一遮盖件28于该承载件20的第二侧20b上以覆盖该第二电子元件22。As shown in FIG. 2B , a
于本实施例中,该遮盖件28为金属盖,其抵靠该支撑件27以利于架设并电性连接(如接地)该承载件20,且通过一中介层280以结合至该第二电子元件22上。例如,该中介层280例如为薄膜(film)、环氧树脂(epoxy)或热介面材料(thermal interface material,简称TIM)。In this embodiment, the
如图2C所示,将该电子组件2a以其导电元件23结合至一金属架25上,且该遮盖件28亦结合至该金属架25上,以形成一封装结构2。As shown in FIG. 2C , the
于本实施例中,该金属架25例如为导线架(leadframe),其包含一板体251及多个位于该板体251周围且相分离的电性接触垫250,并令该些电性接触垫250结合各该导电元件23,且该板体251对应该第二电子元件22的位置,以令该遮盖件28通过另一中介层29结合至该板体251上。具体地,该板体251与该些电性接触垫250相分离,且如图5A所示,该些电性接触垫250围绕该板体251的周围。应可理解地,于该板体251的周围可环绕多圈的电性接触垫250,如图5B所示的两环圈。In this embodiment, the
此外,于后续制程中,可于该些电性接触垫250上形成有如焊球的焊锡材料(图略),以供接置如电路板或另一线路板的电子装置。In addition, in the subsequent process, solder material such as solder balls (not shown) may be formed on the
因此,本发明的封装结构制法通过该遮盖件28接地的设计,可对该第二电子元件22提供电磁干扰(Electromagnetic Interference,简称EMI)屏蔽(shielding)的效果。Therefore, the packaging structure manufacturing method of the present invention can provide the electromagnetic interference (Electromagnetic Interference, EMI) shielding effect to the second
此外,该封装结构2可通过该板体251传导该第二电子元件22的热量,以提升散热效果。In addition, the
于其它实施例中,如图3A所示,可于后续制程中,选择性地形成一第二包覆层26于该承载件20第二侧20b与该金属架25之间,使该第二包覆层26包覆该遮盖件28与该些导电元件23。In other embodiments, as shown in FIG. 3A , a
于本实施例中,形成该第二包覆层26的材质为聚酰亚胺(polyimide,简称PI)、环氧树脂(epoxy)或封装材(molding compound),且该第二包覆层26具有相对的第一表面26a与第二表面26b,使该第二包覆层26以其第二表面26b结合该承载件20的第二侧20b,且该金属架25嵌设于该第二包覆层26的第一表面26a,并使该些电性接触垫250外露于该第二包覆层26的第一表面26a(例如,该些电性接触垫250的下表面齐平该第二包覆层26的第一表面26a),以于该些电性接触垫250的外露表面上形成有如焊球的焊锡材料(图略),使得供接置如电路板或另一线路板的电子装置。In this embodiment, the material for forming the
应可理解地,该第二包覆层26的材质与该第一包覆层24的材质可相同或不相同。It should be understood that the material of the
再者,若于图2A的制程中,该电子组件2a未形成该第一包覆层24,则于形成该第二包覆层26时,该第二包覆层26还包覆该些第一电子元件21,21’,如第3B图所示,以形成另一封装结构3’。Furthermore, if the
又,如图3C所示,设置于该承载件20上的导电元件23’,23”亦可为铜核心球(Cucore ball)、被动元件或金属件(如柱状、块状或针状)等。具体地,左侧的导电元件23’为铜核心球,而右侧的导电元件23”为被动元件,例如电阻、电容及电感,图中以去耦合电容(decoupling capacitor)为例。Also, as shown in FIG. 3C , the
另外,该承载件20的第一侧20a的线路层200上亦可形成导电元件23,如图3C所示,且结合至另一金属架25”。In addition, a
于另一实施例中,亦可省略该支撑件27,而令遮盖件28结合至该第二电子元件22上,如图3C所示。In another embodiment, the
因此,本发明的封装结构的制法通过该金属架25作为电性接点,故无需配合该封装结构2,3,3’,3”的尺寸而使用特定尺寸的模压模具,也就是可透过通用的模压模具形成该第二包覆层26,而降低生产成本。Therefore, the manufacturing method of the package structure of the present invention uses the
于其它实施例中,该支撑件27(或该遮盖件28)可包围(覆盖)多个第二电子元件42,如图4所示,另可于两该第二电子元件42之间设置支撑件47(或该遮盖件28),并使该支撑件47(或该遮盖件28)接地,以提供各该第二电子元件42之间EMI屏蔽的效果。In other embodiments, the support member 27 (or the cover member 28 ) can surround (cover) a plurality of second
此外,该金属架45可不具有板体251,使该遮盖件28外露该第二包覆层26(图未示)或未外露该第二包覆层26(如图4所示)。In addition, the
又,该电性接触垫250也可外露于该第二包覆层26的侧面26c,如图4或图5所示,以成为类似四方平面无引脚封装(Quad Flat No-leads,简称QFN)结构。In addition, the
本发明还提供一种封装结构2,3,3’,3”,4,其包括:一承载件20、第一电子元件21,21’、第二电子元件22,42、多个导电元件23,23’,23”、至少一金属架25,25”,45以及一遮盖件28。The present invention also provides a
所述的承载件20具有相对的第一侧20a与第二侧20b。The
所述的第一电子元件21,21’接置于该承载件20的第一侧20a上。所述的第二电子元件22,42接置于该承载件20的第二侧20b上。The first
所述的导电元件23,23’,23”接置于该承载件20的第一侧20a及/或该第二侧20b上。The
所述的金属架25,25”,45包含有多个结合至该些导电元件23上的电性接触垫250。The metal frames 25 , 25 ″, 45 include a plurality of
所述的遮盖件28接置于该承载件20的第二侧20b上并覆盖该第二电子元件22,42。The
于一实施例中,该金属架25,25”,45为导线架。In one embodiment, the metal frames 25, 25", 45 are lead frames.
于一实施例中,该金属架25还包含对应该第二电子元件22位置的板体251。例如,该电性接触垫250与该板体251相分离。或者,该板体251结合至该遮盖件28上,例如,该板体251通过一中介层29结合至该遮盖件28上。In one embodiment, the
于一实施例中,该遮盖件28通过一中介层280结合至该第二电子元件22上。In one embodiment, the
于一实施例中,由图4可推知,该遮盖件28覆盖多个第二电子元件42。In one embodiment, it can be inferred from FIG. 4 that the
于一实施例中,该封装结构2,3,3’,4还包括一支撑件27,47,其接置于该承载件20的第二侧20b上,以令该遮盖件28抵靠于该支撑件27上。例如,该支撑件47位于至少两该第二电子元件42之间。In one embodiment, the
于一实施例中,该封装结构3,3’,3”,4还包括一第二包覆层26,其形成于该承载件20与该金属架25,45之间,以包覆该遮盖件28与该些导电元件23,23’,23”。例如,该电性接触垫250外露于该第二包覆层26的第一表面26a(及侧面26c)。In one embodiment, the
综上所述,本发明的封装结构及其制法,通过该金属架作为电性接点,故可使用通用模压模具形成该第二包覆层,而降低生产成本。To sum up, in the package structure and the manufacturing method of the present invention, the metal frame is used as the electrical contact, so the second cladding layer can be formed by using a general molding die, thereby reducing the production cost.
再者,通过该支撑件(或该遮盖件)可提高电子元件的散热效率,并提供电子元件EMI屏蔽的效果。Furthermore, the support member (or the cover member) can improve the heat dissipation efficiency of the electronic components and provide the EMI shielding effect of the electronic components.
上述实施例仅用以例示性说明本发明的原理及其功效,而非用于限制本发明。任何所属领域技术人员均可在不违背本发明的精神及范畴下,对上述实施例进行修改,且前述各实施例的内容可再相互组合应用。因此本发明的权利保护范围,应如权利要求书所列。The above embodiments are only used to illustrate the principles and effects of the present invention, but not to limit the present invention. Any person skilled in the art can make modifications to the above embodiments without departing from the spirit and scope of the present invention, and the contents of the above embodiments can be used in combination with each other. Therefore, the protection scope of the present invention should be as listed in the claims.
Claims (32)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW106105041A TWI645518B (en) | 2017-02-16 | 2017-02-16 | Package structure and its manufacturing method |
| TW106105041 | 2017-02-16 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108447829A CN108447829A (en) | 2018-08-24 |
| CN108447829B true CN108447829B (en) | 2020-07-17 |
Family
ID=63190710
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710120094.XA Active CN108447829B (en) | 2017-02-16 | 2017-03-02 | Package structure and its manufacturing method |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN108447829B (en) |
| TW (1) | TWI645518B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI714269B (en) * | 2019-09-19 | 2020-12-21 | 矽品精密工業股份有限公司 | Electronic package and method for manufacturing the same |
| TWI732509B (en) * | 2020-04-01 | 2021-07-01 | 矽品精密工業股份有限公司 | Electronic package |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104733419A (en) * | 2013-12-20 | 2015-06-24 | 乾坤科技股份有限公司 | Three-dimensional space packaging structure and manufacturing method thereof |
| CN105552059A (en) * | 2014-10-22 | 2016-05-04 | 日月光半导体制造股份有限公司 | Semiconductor packaging structure and semiconductor process |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW201123396A (en) * | 2009-12-24 | 2011-07-01 | Chipsip Technology Co Ltd | Package structure with shielding |
| TWI581380B (en) * | 2015-07-20 | 2017-05-01 | 矽品精密工業股份有限公司 | Package structure and shielding member and method for fabricating the same |
-
2017
- 2017-02-16 TW TW106105041A patent/TWI645518B/en active
- 2017-03-02 CN CN201710120094.XA patent/CN108447829B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104733419A (en) * | 2013-12-20 | 2015-06-24 | 乾坤科技股份有限公司 | Three-dimensional space packaging structure and manufacturing method thereof |
| CN105552059A (en) * | 2014-10-22 | 2016-05-04 | 日月光半导体制造股份有限公司 | Semiconductor packaging structure and semiconductor process |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108447829A (en) | 2018-08-24 |
| TWI645518B (en) | 2018-12-21 |
| TW201832324A (en) | 2018-09-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107785277B (en) | Electronic packaging structure and its manufacturing method | |
| US10916526B2 (en) | Method for fabricating electronic package with conductive pillars | |
| CN107785334B (en) | Electronic packaging structure and its manufacturing method | |
| TWI506743B (en) | Thermal management structure of semiconduvtor device and methods for forming the same | |
| CN107424973B (en) | Package substrate and its manufacturing method | |
| CN105097750A (en) | Package structure and method for fabricating the same | |
| TWI767243B (en) | Electronic package | |
| CN109979921A (en) | Semiconductor packages | |
| TWI732509B (en) | Electronic package | |
| US12412819B2 (en) | Electronic package and manufacturing method thereof | |
| CN115706060A (en) | Semiconductor package assembly | |
| CN113363221B (en) | Electronic packaging | |
| CN108447829B (en) | Package structure and its manufacturing method | |
| TWI610402B (en) | Electronic package structure and its manufacturing method | |
| CN115472588A (en) | Electronic package and its manufacturing method | |
| CN108807294B (en) | Package structure and its manufacturing method | |
| TW202249193A (en) | Electronic package and manufacturing method thereof | |
| CN201229938Y (en) | Chip packaging structure | |
| CN223462217U (en) | Electronic packaging | |
| TWI885490B (en) | Electronic package and manufacturing method thereof | |
| TW201913917A (en) | Package structure and its fabrication method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |