CN108228514A - A kind of monobus transmission method and system - Google Patents
A kind of monobus transmission method and system Download PDFInfo
- Publication number
- CN108228514A CN108228514A CN201611158114.4A CN201611158114A CN108228514A CN 108228514 A CN108228514 A CN 108228514A CN 201611158114 A CN201611158114 A CN 201611158114A CN 108228514 A CN108228514 A CN 108228514A
- Authority
- CN
- China
- Prior art keywords
- signal
- simulation
- coding
- level
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
Abstract
The invention discloses a kind of monobus transmission method, this method includes：System commencing signal is received, coding control module generates control signal and is input to the transmission coding module；Whether effective detect the control signal that coding control module generates；Coding control signal is generated if effectively；If otherwise continue to detect；According to coding control signal, the transmission coding module generation simulation mono signal output；According to decoding principle corresponding with cryptoprinciple, by comparing the data output signal and clock output signal after circuit and decoding circuit output separation.The invention also discloses a kind of Transmission systems of corresponding monobus.The present invention is decoded by the composite coding and reception of free of losses by simple system and method, is simplified the data bit width of bus, realize simple and reliable Data Transmission Controlling.
Description
Technical field
The present invention relates to Circuits and Systems technical field more particularly to the transmission methods and system of a kind of signal.
Background technology
The versabus coffret of integrated circuit includes the bus inferface protocols such as IIC/SPI/CAN/UART, these buses
The clock and data of interface are to separate transmission, in receiving terminal, are used further to synchronous receiving data after handling clock signal, cause to connect
Connecing port at least needs both threads.In the connection scheme of multiple bus apparatus, additional connectivity port is needed, is occupied larger
System area makes the port of system complicated and can increase the cost of system.
Invention content
In order to solve the above technical problems, the invention discloses a kind of monobus transmission method, this method includes：
System commencing signal is received, coding control module generates control signal and is input to the transmission coding module；
Whether effective detect the control signal that coding control module generates；
If the control signal of coding control module output is effective, according to data input signal and clock input signal, lead to
It crosses logic unit circuit and generates coding control signal；If it is not, then continue detect coding control module output control signal whether
Effectively；
According to coding control signal, the coding synthesis for sending coding module and completing clock signal and data-signal is defeated
It is born into the simulation mono signal for including three kinds of level values；
The simulation mono signal is separately input into two comparators, and comparison result is exported to decoding circuit；
According to decoding principle corresponding with cryptoprinciple, by the data output signal after decoding circuit output separation and when
Clock output signal.
The coding control module generates control signal and is input in the transmission coding module, the coding control module
Control signal is generated to include the following steps：
Whether effective detect the system commencing signal received；
If system commencing signal is effective, detect whether the clock data separation module accesses circuit；
If the clock data separation module accesses circuit, it is effective status to control signal；Otherwise, control signal is nothing
Effect state；
Again whether detecting system commencing signal is effective.
The simulation mono signal A_BUS outputs for including three kinds of level values according to transmission coding module generation include following step
Suddenly：
Detect effective control signal of coding control module output；
Detect the upper edge of clock input signal；
Upon this detection during the upper edge of clock input signal, the level value of detection data input signal；
The high level of data input signal is recorded by the single-signal level value one of simulation；
The low level of data input signal is recorded by the single-signal level value three of simulation；
It is the intermediate level by the single-signal initial value of the simulation and normality value；
Any level value of the intermediate level between zero level and supply voltage, and value is located at level value one and electricity
Between level values three.
The level value one is the simulation high level, and the level value three is the simulation low level；Or
The level value one is the simulation low level, and the level value three is the simulation high level.
The simulation mono signal is separately input into two comparators, the benchmark electricity of a comparator in described two comparators
The value of pressure is more than the intermediate level and less than any level value of the simulation high level；The benchmark electricity of another comparator
The value of pressure is any level value more than the simulation low level and the intermediate level.
The reference voltage of described two comparators is respectively 0.5 times of simulation high level, 0.5 times of low electricity of the simulation
It is flat.
The invention also discloses a kind of Transmission system of monobus, the monobus Transmission system include sending coding module,
Coding control module, clock data separation module, wherein,
After the coding control module is for receiving system commencing signal, effective control signal is generated, is input to institute
State transmission coding module；
The coding module that sends is used for the coding control signal inputted according to the coding control module, according to input
Data input signal and clock input signal, coding obtain the simulation mono signal output for including three kinds of level values, three kinds of level
Value refers to simulation high level, intermediate level and simulation low level；
The clock data separation module for receive simulation mono signal after, by comparing and decoding detached after
Data output signal and clock output signal.
The transmission coding module further includes output control unit, zero setting unit, drop-down unit, pull-up unit；Wherein, institute
State output control unit for generate output zero setting control signal and drop-down control signal, according to the zero setting control signal under
Control signal is drawn, controls the zero setting unit and drop-down unit, realizes the single-signal simulation low level of simulation and intermediate level；
The zero setting unit is used to control signal and drop-down control signal according to zero setting, disconnects drop-down unit, described
Under the action of pull-up unit and zero setting unit, the simulation mono signal is equal to the simulation low level；
The drop-down unit is used to control signal and drop-down control signal according to zero setting, in the pull-up unit and interior subordinate
Under the action of puller circuit, the simulation mono signal is made to be equal to intermediate level；
The pull-up unit is used to control signal and drop-down control signal according to zero setting, single in the zero setting unit, drop-down
Under the action of member and internal pull-up circuit, the simulation mono signal is made to be equal to the simulation high level.
The clock data separation module includes comparator one, comparator two and decoding circuit；Wherein,
The comparator one is used to implement the comparison of the simulation mono signal and reference voltage one, exports comparison result；
The comparator two is used to implement the comparison of the simulation mono signal and reference voltage two, exports comparison result；
The decoding circuit is used for two comparison results exported according to the comparator one and comparator two and described
Send the coding principle of coding module, the corresponding data output signal and clock output signal decoded after being detached.
The decoding circuit is logic gates.
Compared with prior art, the present invention has the advantages that：The present invention is realized by simple system and method
The composite coding of free of losses and reception decoding, simplify the data bit width of bus, reduce system port, reduce system cost,
Realize simple and reliable Data Transmission Controlling.
Description of the drawings
Fig. 1 is a kind of realization flow chart of monobus transmission method described in the specific embodiment of the invention；
Fig. 2 is the entire block diagram of monobus Transmission system described in the specific embodiment of the invention；
Fig. 3 is a kind of implementation framework figure that coding module is sent described in the specific embodiment of the invention；
Fig. 4 is a kind of frame diagram of clock data separation module described in the specific embodiment of the invention.
Specific embodiment
With reference to the accompanying drawings and examples, the specific embodiment of the invention is described in further detail.
As shown in Figure 1, monobus transmission method includes the following steps described in the specific embodiment of the invention：
Step S100：System commencing signal is received, coding control module generates control signal and is input to the transmission volume
Code module；
Step S101：Whether effective detect the control signal that coding control module 301 generates；Wherein described coding-control mould
The control signal generating method of block 301 can be：
Whether effective detect the system commencing signal received；
If system commencing signal is effective, detect whether the clock data separation module 302 accesses circuit；Detect institute
State whether clock data separation module 302 connect with the transmission coding module 300；
If the clock data separation module 302 accesses circuit, the control signal of a pulse is exported to sending coding
Module 300；
Otherwise, whether detecting system commencing signal is effective again.
Step S102：If the control signal that coding control module 301 exports is effective, according to input data signal and clock
Signal generates coding control signal by logic unit circuit；If it is not, then continue to detect the control that coding control module 301 exports
Whether signal processed is effective；
Step S103：According to coding control signal, the coding module 300 that sends generates the simulation for including three kinds of level values
Mono signal A_BUS is exported；The coding synthesis of clock signal C_in and data-signal D_in is completed, wherein the mono signal A_BUS
Three kinds of level values be simulation high level VH, intermediate level VMWith simulation low level VL。
Below to receive the separating step after mono signal：
Step S104：Mono signal A_BUS is separately input into two comparators 501 and 502, and comparison result is exported to decoding electricity
Road 503；The wherein reference voltage V of comparator 501 and comparator 5021And V2Respectively 1/2VHAnd 1/2VL, single letter after coding
Number A_BUS respectively with 1/2VHAnd 1/2VLCompare, the data after comparing are separately input into decoding circuit 503；
It is worth noting that, the reference voltage V1And V2Size be not limited to above-mentioned 1/2VHAnd 1/2VL, wherein described
Reference voltage V1Value be more than intermediate level VMAnd less than simulation high level VHAny level value；The reference voltage V2
Value be more than simulation low level VLAnd less than intermediate level VMAny level value.
Step S105：According to decoding principle corresponding with cryptoprinciple, pass through the data after the output separation of decoding circuit 503
Signal D_out and clock signal C_out, you can realize the recovery of the signal to being transmitted by monobus.The cryptoprinciple is such as
Described in following step S103, then decode principle and correspond：By the step S104 relatively after, pass through compared result
Logical combination obtains the data-signal D_out after the separation and clock signal C_out.
The step S103 includes the simulation mono signal A_BUS's of three kinds of level values according to the transmission generation of coding module 300
A kind of specific implementation step is as follows：
Detect effective control signal of coding control module output；
Detect the upper edge of clock signal C_in；
Upon this detection during the upper edge of clock signal C_in, the level value of data detection signal D_in；
Pass through the high level of the one recording data signal D_in of level value of the simulation mono signal A_BUS；The record
Mode can be：When the high level for detecting data-signal D_in, the simulation mono signal A_BUS is in a pulse width etc.
In level value one；
Pass through the low level of the three recording data signal D_in of level value of the simulation mono signal A_BUS；The record
Mode can be：When the low level for detecting data-signal D_in, the simulation mono signal A_BUS is in a pulse width etc.
In level value three；
It is level value two by the initial value and normality value of the simulation mono signal A_BUS；When clock signal is not detected
Upper edge when, and the level value one or level value that the simulation mono signal A_BUS is a pulse width in above-mentioned two step
After two, the normality value is returned.
Export the simulation mono signal A_BUS generated.
Wherein, two size of level value of the simulation mono signal A_BUS is located at it of the level value one and level value two
Between.
Wherein, in one embodiment of this invention, the level value one, level value two, level value three are followed successively by the mould
The simulation high level V of quasi-simple signal A_BUSH, intermediate level VM, simulation low level VL。
In another embodiment of the invention, the level value one, level value two, level value three can also be followed successively by the mould
The simulation low level V of quasi-simple signal A_BUSL, intermediate level VM, simulation high level VH。
A kind of transmission method of above-mentioned monobus is by simple coding method and corresponding interpretation method, by clock signal
And data-signal is combined with each other, and reaches fast and stable transfer bus data and clock using a conducting wire, finally fast without mistake
True ground separated clock and data-signal simplify the data bit width of bus, reduce system port, reduce system cost, realize
Simple and reliable Data Transmission Controlling.
Based on the transmission method of above-mentioned monobus, the invention also discloses a kind of Transmission system of monobus, as shown in Figure 2
For a kind of block diagram of the Transmission system of monobus of the present invention, which includes sending coding module 300, coding control
Molding block 301, clock data separation module 302；Wherein,
After the coding control module 301 is for receiving system commencing signal, effective control signal TX_EN is generated,
It is input to the transmission coding module 300.
The coding module 300 that sends is used for the coding control signal inputted according to the coding control module 301, according to
The data-signal D_in of input and clock signal C_in, coding obtain the mono signal A_BUS outputs for including three kinds of level values, this three
Kind level value refers to simulation high level VH, intermediate level VMWith simulation low level VL。
After the clock data separation module 302 is for receiving mono signal A_BUS, by comparing and decoding is detached
Data-signal D_out and clock signal C_out afterwards.
Wherein, as shown in figure 3, it is described transmission coding module 300 further include output control unit 400, zero setting unit 401,
Drop-down unit 402, pull-up unit 403；Wherein, the output control unit 400 controls signal C1 for generating the zero setting of output
With drop-down control signal C2, signal C1 and drop-down control signal C2 are controlled according to the zero setting, control the zero setting unit 401 under
Unit 402 is drawn, realizes the single-signal low level VLWith intermediate level VM.The zero setting control signal C1 and drop-down control letter
Number C2 can pass through logic circuit or state machine is realized.
The zero setting unit 401 is used to control signal C1 and drop-down control signal C2 according to zero setting, makes drop-down unit 402 disconnected
It opens, under the action of the pull-up unit 403 and zero setting unit 401, the simulation mono signal A_BUS is made to be equal to a pulse wide
The simulation low level V of degreeL。
The drop-down unit 402 is used to control signal C1 and drop-down control signal C2 according to zero setting, in the pull-up unit
403, under the action of internal pull-down circuit, make the simulation mono signal A_BUS be equal to intermediate level VM.Wherein described intermediate electricity
Flat VMVoltage between zero level and supply voltage.It may be, for example, 0.5Vdd, 0.4Vdd, 0.6Vdd etc..
The pull-up unit 403 is used to control signal C1 and drop-down control signal C2 according to zero setting, in the zero setting unit
401st, under the action of drop-down unit 402 and internal pull-up circuit, the simulation mono signal A_BUS is made to be equal to pulse width
The simulation high level VH。
As shown in figure 4, the clock data separation module 302 includes comparator 1, comparator 2 502 and decoding electricity
Road 503；
The comparator 1 is used to implement the simulation mono signal A_BUS and reference voltage V1Comparison, according to comparing
As a result C1 exports low and high level；
The comparator 2 502 is used to implement the simulation mono signal A_BUS and reference voltage V2Comparison, according to comparing
As a result C2 exports low and high level；
The decoding circuit 503 is used for according to result of the comparison and the coding principle for sending coding module 300,
The corresponding data output signal D_OUT and clock output signal C_OUT decoded after being detached.In this embodiment,
The decoding unit 503 shown coding principle according to fig. 2, after the comparison of comparator 1 and comparator 2 502, cuts
The high level and low level in mono signal A_BUS are cut out, the merging for realizing height pulse by logic gates first can obtain
To clock output signal C_out, secondly according to coding method as shown in Figure 2, data are can obtain by logic gates and are exported
Signal D_out.In the case where not considering data error and loss, the data output signal D_out after separation is inputted with data
Signal D_in keeps identical, and the clock output signal C_out after separation is identical with clock input signal C_in.
Logic circuit in one yard of unit 503 includes and the gate circuits such as door or door；It is carried out with specific reference to coding principle
Selection.
The decoding circuit 503 can also be realized by state machine, and 300 corresponding coding of coding module is sent according to described
Principle is exported into row decoding.
The zero setting unit 401, drop-down unit 402, pull-up unit 403, comparator 1 and comparator 2 502
Using existing module and realization method, such as drop-down unit 402 can be by the conducting of metal-oxide-semiconductor with turning off realization etc., herein not
It repeats again.
The data-signal and clock signal that monobus Transmission system of the present invention receives are digital signal, and the present invention passes through
Digital signal and clock are complex as mono signal and are transmitted, so as to fulfill mono signal solid conductor by the processing method of simulation
Fast and stable transmits.In data receiver, by corresponding decoding circuit, the separation of data and clock is realized.The method and
System no longer needs additional connectivity port, so as to reduce system area, reduces system cost.
It is above to lift preferred embodiment, the object, technical solutions and advantages of the present invention are had been further described, institute
It should be understood that the foregoing is merely illustrative of the preferred embodiments of the present invention, it is not intended to limit the invention, it is all the present invention's
Within spirit and principle, any modification, equivalent replacement, improvement and so on should all be included in the protection scope of the present invention,
The interest field that the present invention is advocated should be subject to described in patent application range, not just the above examples.
Claims (10)
1. a kind of monobus transmission method, it is characterised in that：This method includes：
System commencing signal is received, coding control module generates control signal and is input to the transmission coding module；
Whether effective detect the control signal that coding control module generates；
If the control signal of coding control module output is effective, according to data input signal and clock input signal, by patrolling
It collects element circuit and generates coding control signal；If it is not, whether the control signal for then continuing to detect coding control module output is effective；
According to coding control signal, the coding synthesis for sending coding module and completing clock signal and data-signal, output life
Into the simulation mono signal for including three kinds of level values；
The simulation mono signal is separately input into two comparators, and comparison result is exported to decoding circuit；
It is defeated by the data output signal after decoding circuit output separation and clock according to decoding principle corresponding with cryptoprinciple
Go out signal.
2. monobus transmission method according to claim 1, which is characterized in that the coding control module generates control letter
It number is input in the transmission coding module, the coding control module generates control signal and includes the following steps：
Whether effective detect the system commencing signal received；
If system commencing signal is effective, detect whether the clock data separation module accesses circuit；
If the clock data separation module accesses circuit, it is effective status to control signal；Otherwise, control signal is invalid shape
State；
Again whether detecting system commencing signal is effective.
3. monobus transmission method according to claim 1, which is characterized in that described according to transmission coding module generation packet
The simulation list letter output for including three kinds of level values includes the following steps：
Detect effective control signal of coding control module output；
Detect the upper edge of clock input signal；
Upon this detection during the upper edge of clock input signal, the level value of detection data input signal；
The high level of data input signal is recorded by the single-signal level value one of simulation；
The low level of data input signal is recorded by the single-signal level value three of simulation；
It is the intermediate level by the single-signal initial value of the simulation and normality value；
Any level value of the intermediate level between zero level and supply voltage, and value is located at level value one and level value
Between three.
4. monobus transmission method according to claim 3, speciality are, the level value one is the high electricity of the simulation
Flat, the level value three is the simulation low level；Or
The level value one is the simulation low level, and the level value three is the simulation high level.
5. monobus transmission method according to claim 1, which is characterized in that the simulation mono signal is separately input into two
A comparator, the value of the reference voltage of a comparator is more than the intermediate level and less than institute in described two comparators
State any level value of simulation high level；The value of the reference voltage of another comparator is more than the simulation low level and described
Any level value of intermediate level.
6. monobus transmission method according to claim 5, which is characterized in that the reference voltage of described two comparators point
It Wei not 0.5 times of the simulation high level, 0.5 times of simulation low level.
7. a kind of Transmission system of monobus, which is characterized in that the monobus Transmission system includes sending coding module, coding control
Molding block, clock data separation module, wherein,
After the coding control module is for receiving system commencing signal, effective control signal is generated, is input to the hair
Send coding module；
The coding module that sends is used for the coding control signal inputted according to the coding control module, according to the input data
Input signal and clock input signal, coding obtain the simulation mono signal output for including three kinds of level values, which refers to
Simulate high level, intermediate level and simulation low level；
The clock data separation module for receive simulation mono signal after, by comparing and decoding detached after data
Output signal and clock output signal.
8. the Transmission system of a kind of monobus according to claim 7, which is characterized in that the transmission coding module also wraps
Include output control unit, zero setting unit, drop-down unit, pull-up unit；Wherein, the output control unit is for generation output
Zero setting controls signal and drop-down control signal, controls signal and drop-down control signal according to the zero setting, controls the zero setting unit
And drop-down unit, realize the single-signal simulation low level of simulation and intermediate level；
The zero setting unit is used to control signal and drop-down control signal according to zero setting, disconnects drop-down unit, in the pull-up
Under the action of unit and zero setting unit, the simulation mono signal is equal to the simulation low level；
The drop-down unit is used to control signal and drop-down control signal according to zero setting, in the pull-up unit and internal drop-down electricity
Under the action of road, the simulation mono signal is made to be equal to intermediate level；
The pull-up unit be used for according to zero setting control signal and drop-down control signal, the zero setting unit, drop-down unit and
Under the action of internal pull-up circuit, the simulation mono signal is made to be equal to the simulation high level.
A kind of 9. Transmission system of monobus according to claim 7, which is characterized in that the clock data separation module
Including comparator one, comparator two and decoding circuit；Wherein,
The comparator one is used to implement the comparison of the simulation mono signal and reference voltage one, exports comparison result；
The comparator two is used to implement the comparison of the simulation mono signal and reference voltage two, exports comparison result；
The decoding circuit is used for two comparison results exported according to the comparator one and comparator two and the transmission
The coding principle of coding module, the corresponding data output signal and clock output signal decoded after being detached.
10. the Transmission system of a kind of monobus according to claim 9, which is characterized in that the decoding circuit is logic
Gate circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611158114.4A CN108228514B (en) | 2016-12-15 | 2016-12-15 | Single bus transmission method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611158114.4A CN108228514B (en) | 2016-12-15 | 2016-12-15 | Single bus transmission method and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108228514A true CN108228514A (en) | 2018-06-29 |
| CN108228514B CN108228514B (en) | 2022-04-01 |
Family
ID=62650445
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611158114.4A Active CN108228514B (en) | 2016-12-15 | 2016-12-15 | Single bus transmission method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108228514B (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109495363A (en) * | 2018-12-13 | 2019-03-19 | 上海申矽凌微电子科技有限公司 | A kind of single bus data transmission chip and method |
| CN110768778A (en) * | 2019-10-31 | 2020-02-07 | 浙江地芯引力科技有限公司 | Single-wire communication circuit, communication method and communication system |
| CN112486883A (en) * | 2020-11-16 | 2021-03-12 | 江苏科大亨芯半导体技术有限公司 | Single wire read-write communication system and method |
| CN112532216A (en) * | 2020-12-04 | 2021-03-19 | 深圳佑驾创新科技有限公司 | Multi-signal processing circuit and automobile |
| CN115269491A (en) * | 2022-07-18 | 2022-11-01 | 北京中科银河芯科技有限公司 | Single-wire communication device and single-wire communication method |
| CN117220831A (en) * | 2023-11-02 | 2023-12-12 | 紫光同芯微电子有限公司 | Encoding method for communication bytes, communication method and electronic equipment |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4825113A (en) * | 1986-03-03 | 1989-04-25 | Seiko Instruments Inc. | Single transmission line bidirectional optical communication system |
| CN1449168A (en) * | 2003-05-08 | 2003-10-15 | 尹启凤 | Single line serial interface protocol |
| US20070230648A1 (en) * | 2006-03-31 | 2007-10-04 | Sunil Gupta | Encoding, clock recovery, and data bit sampling system, apparatus, and method |
| US20080310571A1 (en) * | 2004-12-24 | 2008-12-18 | Stmicroelectronics (Research & Development) Limited | Pulsed Serial Link Transmitting Data and Timing Information on a Single Line |
| CN101431389A (en) * | 2008-11-19 | 2009-05-13 | 北京巨数数字技术开发有限公司 | Circuit and its signal transmission method |
| US20100195512A1 (en) * | 2009-02-02 | 2010-08-05 | Harvey Timothy J | Systems and methods for presenting electronic communication packets using a logic analyzer |
| CN201724980U (en) * | 2009-04-03 | 2011-01-26 | 深圳市锐能微科技有限公司 | Electric energy metering chip with single-wire two-way serial communication interface |
| CN102160045A (en) * | 2008-07-22 | 2011-08-17 | 意法半导体(胡希)公司 | Multichannel transmission on unifilar bus |
| US20130121383A1 (en) * | 2011-11-10 | 2013-05-16 | Advanced Micro Devices, Inc. | Multiple data rate wiring and encoding |
| CN103605626A (en) * | 2013-10-17 | 2014-02-26 | 陕西万达信息工程有限公司 | Single line serial bus protocol and switching circuit |
| CN203720837U (en) * | 2014-02-28 | 2014-07-16 | 上海晟矽微电子股份有限公司 | Unibus for master-slave device communication |
| CN104978291A (en) * | 2014-04-09 | 2015-10-14 | Nxp股份有限公司 | Single line interface bus receiving and dispatching system based on I2C (Inter-Integrated Circuit) bus protocol, and I2C bus communication method |
-
2016
- 2016-12-15 CN CN201611158114.4A patent/CN108228514B/en active Active
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4825113A (en) * | 1986-03-03 | 1989-04-25 | Seiko Instruments Inc. | Single transmission line bidirectional optical communication system |
| CN1449168A (en) * | 2003-05-08 | 2003-10-15 | 尹启凤 | Single line serial interface protocol |
| US20080310571A1 (en) * | 2004-12-24 | 2008-12-18 | Stmicroelectronics (Research & Development) Limited | Pulsed Serial Link Transmitting Data and Timing Information on a Single Line |
| US20070230648A1 (en) * | 2006-03-31 | 2007-10-04 | Sunil Gupta | Encoding, clock recovery, and data bit sampling system, apparatus, and method |
| CN102160045A (en) * | 2008-07-22 | 2011-08-17 | 意法半导体(胡希)公司 | Multichannel transmission on unifilar bus |
| CN101431389A (en) * | 2008-11-19 | 2009-05-13 | 北京巨数数字技术开发有限公司 | Circuit and its signal transmission method |
| US20100195512A1 (en) * | 2009-02-02 | 2010-08-05 | Harvey Timothy J | Systems and methods for presenting electronic communication packets using a logic analyzer |
| CN201724980U (en) * | 2009-04-03 | 2011-01-26 | 深圳市锐能微科技有限公司 | Electric energy metering chip with single-wire two-way serial communication interface |
| US20130121383A1 (en) * | 2011-11-10 | 2013-05-16 | Advanced Micro Devices, Inc. | Multiple data rate wiring and encoding |
| CN103605626A (en) * | 2013-10-17 | 2014-02-26 | 陕西万达信息工程有限公司 | Single line serial bus protocol and switching circuit |
| CN203720837U (en) * | 2014-02-28 | 2014-07-16 | 上海晟矽微电子股份有限公司 | Unibus for master-slave device communication |
| CN104978291A (en) * | 2014-04-09 | 2015-10-14 | Nxp股份有限公司 | Single line interface bus receiving and dispatching system based on I2C (Inter-Integrated Circuit) bus protocol, and I2C bus communication method |
Non-Patent Citations (2)
| Title |
|---|
| 莫言: "单总线(1-WireBus)技术及其应用", 《电子制作》 * |
| 贺翔等: "基于单总线网络的防盗报警系统", 《电子测试》 * |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109495363A (en) * | 2018-12-13 | 2019-03-19 | 上海申矽凌微电子科技有限公司 | A kind of single bus data transmission chip and method |
| CN110768778A (en) * | 2019-10-31 | 2020-02-07 | 浙江地芯引力科技有限公司 | Single-wire communication circuit, communication method and communication system |
| CN112486883A (en) * | 2020-11-16 | 2021-03-12 | 江苏科大亨芯半导体技术有限公司 | Single wire read-write communication system and method |
| CN112532216A (en) * | 2020-12-04 | 2021-03-19 | 深圳佑驾创新科技有限公司 | Multi-signal processing circuit and automobile |
| CN115269491A (en) * | 2022-07-18 | 2022-11-01 | 北京中科银河芯科技有限公司 | Single-wire communication device and single-wire communication method |
| CN115269491B (en) * | 2022-07-18 | 2024-03-22 | 北京中科银河芯科技有限公司 | Single-wire communication device and single-wire communication method |
| CN117220831A (en) * | 2023-11-02 | 2023-12-12 | 紫光同芯微电子有限公司 | Encoding method for communication bytes, communication method and electronic equipment |
| CN117220831B (en) * | 2023-11-02 | 2024-03-01 | 紫光同芯微电子有限公司 | Encoding method for communication bytes, communication method and electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108228514B (en) | 2022-04-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108228514A (en) | A kind of monobus transmission method and system | |
| KR101800157B1 (en) | Multi-wire single-ended push-pull link with data symbol transition based clocking | |
| CN104980679B (en) | MIPI DSI/CSI-2 receiver systems based on pure differential signal | |
| US9059724B2 (en) | Differential decoder | |
| CN1171398C (en) | Serial data communication between integrated circuits | |
| CN103259999A (en) | Hot plug detection (HPD) signal output control method and high definition multimedia interface (HDMI) receiving end device and system | |
| CN105027104A (en) | Methods and apparatus for multi-drop digital bus | |
| CN106370210A (en) | Method and apparatus for use in measurement data acquisition | |
| CN102820970B (en) | Electronic installation and the authentication method of battery module thereof | |
| CN107534548A (en) | Clock and data recovery for more wired links based on pulse | |
| CN102098055B (en) | Data baud rate adaptive digital-analogue conversion device | |
| US8036314B2 (en) | Automatic correction of data polarity on a differential serial bus | |
| CN107577630A (en) | A kind of expansion module automatic addressing system | |
| JP4988544B2 (en) | Data processing apparatus, data processing method, and program | |
| EP1523193A1 (en) | Digital camera interface | |
| US20190207786A1 (en) | Signal isolation circuit | |
| CN201976096U (en) | One-master multiple-slave communication circuit | |
| US20230222074A1 (en) | Transmission device, reception device, and communication system | |
| CN106982199B (en) | Manchester code communication protocol self-adaption method based on FPGA and CPLD | |
| US20150081940A1 (en) | Enhanced Serial Interface Systems and Methods Having a Higher Throughput | |
| EP2056178A1 (en) | Semiconductor circuit and sensor system | |
| US11043979B2 (en) | Transmission device and communication system | |
| CN104469375A (en) | FC-AV protocol processing circuit structure | |
| CN103209068B (en) | Full-duplex signal transmission circuit and method | |
| CN203206392U (en) | High-definition video signal processing circuit structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |