CN108174107A - A kind of webcam driver method based on auspicious Sa RX23T microcontrollers - Google Patents
A kind of webcam driver method based on auspicious Sa RX23T microcontrollers Download PDFInfo
- Publication number
- CN108174107A CN108174107A CN201810158784.9A CN201810158784A CN108174107A CN 108174107 A CN108174107 A CN 108174107A CN 201810158784 A CN201810158784 A CN 201810158784A CN 108174107 A CN108174107 A CN 108174107A
- Authority
- CN
- China
- Prior art keywords
- fifo
- camera
- rx23t
- microcontrollers
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/60—Control of cameras or camera modules
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Studio Devices (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a kind of webcam driver method based on auspicious Sa RX23T microcontrollers, microcontroller is connect respectively with camera and LCD MODULE, and camera connects a fifo chip；The GPIO that HREF, VSYNC pin of camera are connect with microcontroller is disposed as input pattern, the GPIO pin that VSYNC pins are connect with microcontroller is configured to interrupt mode, whether microcontroller knows whether new image acquires completion using field interrupt signal, enabled so as to which FIFO be controlled to write；The data pin DO of camera is all connected to the continuous most-significant byte pin of the same I/O port of microcontroller, directly reads the FIFO contents that most-significant byte state obtains a byte.The performance of the invention for effectively utilizing 32 RX23T microcontrollers, the image frame per second height of acquisition, data stabilization are highly reliable, can be widely applied to the occasions such as ground tracking and the target following of the objects such as intelligent carriage, quadrotor.
Description
Technical field
The present invention relates to webcam driver technical fields, and in particular to a kind of camera based on auspicious Sa RX23T microcontrollers
Driving method.
Background technology
The application field of camera is very extensive.In pilotless automobile, unmanned plane etc. provide it is very big just
Profit, such as unmanned plane fly the spot hover of control, the image identification of unmanned automobile.Since the picking rate of camera is fast, resolution ratio
Height, therefore traditional 8 or 16 singlechip chips are difficult driving camera.32 ARM kernels of general low and middle-end
MCU driving is got up also gruelling.Most of 32 microcontrollers can maximumlly save acquisition all with DMA function modules
Time.RX23T microcontrollers are without DMA function modules, and for performance also than relatively low, highest frequency only has 40MHZ, therefore, camera shooting
The driving of head, the especially reception of image and storage become a big difficulty.
Invention content
In view of the deficiencies of the prior art, the present invention proposes a kind of webcam driver method based on auspicious Sa RX23T microcontrollers,
It solves RX23T microcontrollers to be difficult to caused by DCMI peripheral hardwares itself being not present, dominant frequency is relatively low, SRAM memories are smaller
The problem of directly receiving and storing camera image sensor output data, the present invention provides higher frame per second, image data are steady
Fixed, highly reliable webcam driver method.
To achieve the above object, the technical scheme is that：A kind of webcam driver based on auspicious Sa RX23T microcontrollers
Method, RX23T microcontrollers are connect respectively with camera and LCD MODULE, and the camera connects a fifo chip；Camera shooting
SIO_C the and SIO_D pins of head are connected to the GPIO of RX23T microcontrollers, using simulation I2C sequential；Camera
HREF, VSYNC pin are disposed as input pattern, VSYNC pins and RX23T microcontrollers with the GPIO that RX23T microcontrollers are connect
The GPIO pin of connection is configured to interrupt mode, and RX23T microcontrollers know whether new image has acquired using field interrupt signal
Into enabled so as to which FIFO be controlled whether to write；RCLK, RRST, WRST, WEN and OE pin and RX23T microcontrollers of camera connect
The pin connect is each configured to recommending output mode, and RX23T microcontrollers utilize RCLK, RRST, WRST, WEN according to the acquisition situation of image
And OE pins control FIFO；Data pin DO [0:7] the continuous most-significant byte of the same I/O port of RX23T microcontrollers is all connected to draw
Foot, directly reads the FIFO contents that most-significant byte state obtains a byte, and 8 I/O ports are each configured to input.
Further, include the following steps：
Step S1：LCD MODULE, camera are initialized, it is initial to SDA and the SCL bus of SCCB when initializing camera
Change, resolution ratio of camera head is written by SCCB, selects the resolution ratio of 80*60；Frame per second is written by SCCB, frame rate is configured to
50 frames/second；Each register parameters of camera are configured, select default value；
Step S2：The scanning direction of LCD MODULE is set so that LCD MODULE is consistent with the resolution ratio of camera；
Step S3：When reception show up interrupt signal then perform field interrupt service function, it is on the scene interruption service function in enable FIFO
One frame signal of camera is read, FIFO is read until the arrival of next interruption enables, a frame data of FIFO is passed through into SCCB
Bus is read in RX23T microcontrollers RAM；
Step S4：Scan round state flag bit judges whether FIFO has a new frame in major cycle, if there is new frame then makes
FIFO can be read, image binaryzation is carried out, casts out low byte, only acquires high byte data, often reads the data of a byte just
Binary conversion treatment is carried out to it, by comparing with threshold size, is changed to 0 or 255 i.e. black or white, final circle collections
It obtains the binary image of a frame 80,*60 4800 times, then exports image and be shown on LCD MODULE.
Further, the step S3 includes：
Judge that each interruption is that field is terminated or field starts by state flag bit in interruption service function on the scene, 0 represents
Field starts, and 1 expression field is terminated, and is started if it is field, enabled to write FIFO, then by fifo status mark position 1, FIFO starts to read
Image is taken, is terminated if it is field, enables and reads FIFO, by fifo status mark position 2, major cycle is opened after judging state flag bit
Begin to read data fifo deposit RAM.
Further, start if it is field, carry out the enabled FIFO that writes and operate, first set low WRST, WE puts height, by state
Mark position 1 illustrates that FIFO is reading image；Then WE is put into height, WRST is put into height, FIFO is made to read camera data extremely
Caching；Terminate if it is field, first forbid FIFO write operations, WE is set low, then by Status Flag position 2, expression can be from
FIFO reads data, finally exits field and interrupts service function.
Further, major cycle is judged before reading data fifo after state flag bit, is first successively set low RRST, RCLK is put
Low, RCLK puts height, and RRST puts height, and RCLK is set low, and RCLK puts height, then starts to read data, first sets low RCLK, reads 8
Then RCLK is put high expression high byte reading and finished, then will by the high byte of I/O data i.e. first pixel into caching
RCLK is set low, then RCLK is put height, and then pixel binaryzation is judged, is recycled 4800 times, is finally set to 0 state flag bit, then
Just there is binary image in caching array.
Further, the camera model OV7725.
Further, the fifo chip model AL422B.
Further, the LCD MODULE model OLED12864.
Compared with prior art, the present invention has advantageous effect：
（1）The performance for playing microcontroller is maximized, the memory headroom of microcontroller is rationally utilized；
（2）Image acquisition rates can reach 75 frames；
（3）The image stabilization of acquisition is accurate, timely, not frame losing；
（4）The image of acquisition does not have blanking zone；
（5）The image of acquisition shows that the fast image update of refresh time is real-time by OLED screen；
（6）Influence of the light to image is smaller.
Description of the drawings
Fig. 1 is the connection diagram of RX23T microcontrollers in the present invention；
Fig. 2 is the connection circuit diagram of RX23T microcontrollers and camera in the present invention；
Fig. 3 is software flow schematic diagram in one embodiment of the invention.
Specific embodiment
The present invention will be further described with reference to the accompanying drawings and embodiments.
As shown in Figure 1, in the present embodiment, OV7725 cameras are opened by the soft arranging wire of 25pind with RX23T microcontrollers
Hair plate is connected.OV7725 cameras acquisition image data shown by OLED, auspicious Sa RX23T microcontroller development boards, including
RX23T single-chip minimum systems plate and OLED LCD MODULEs；OLED LCD MODULEs are being positioned over RX23T development boards just
Face；Minimum system plate straight cutting is in development board front；OV7725 cameras are connected using prairie fire band FIFO hawkeye cameras, the camera
Connect the fifo chip of a model AL422B；RX23T minimum system plates, OLED display module are direct insertion, and OV7725 takes the photograph
Picture head includes 90 degree of wide-angle lens, exposes mouth loaded on OV7725 cameras.
RX23T is divided into SCCB controls, VGA timing control, data fifo control to the hardware connection of ov7725 webcam drivers
Three parts processed.（1）SCCB control sections：It is common that SIO_C and SIO_D pins in camera are directly connected to RX23T
GPIO, using simulation I2C sequential, to save the resource of RX23T chips.(2) VGA timing control：The HREF of VGA sequential,
The GPIO that VSYNC pins are connect with RX23T is disposed as input pattern, and the GPIO pin that VSYNC pins are connect with RX23T also needs
Interrupt mode is will be configured to, RX23T knows whether new image acquires completion using the interrupt signal, so as to which FIFO be controlled to be
It is no write it is enabled.(3) data fifo reads control：With FIFO control relevant RCLK, RRST, WRST, WEN and OE with
The pin of RX23T connections is directly configured to recommending output mode, and RX23T is controlled according to the acquisition situation of image using these pins
FIFO；Read the data pin DO [0 that FIFO data contents use:7] it is continuously high that the same I/O ports of RX23T are all connected to
8 pins, directly read the FIFO contents that most-significant byte state obtains a byte, and 8 I/O ports are each configured to input.
The major cycle flow of the Software for Design of webcam driver is as follows：
(1) main function calls OLED initialization, initialization of (a) serial ports, LED initialization, timer initialization function.It is wherein fixed
When device interrupted per 5ms primary, the code to calculate frame per second provides the time.（2）To the relevant pins that use of control camera all into
Row initialization, the relevant pins such as including SCCB, FIFO and VSYNC.(3) configuration parameter is written to OV7725 chips.(4) it sets
Put the scanning direction of OLED so that OLED is consistent with the resolution ratio of camera, carries out the preparation of display.(5) it is recycled in while
In, indicated according to VSYNC, judge whether FIFO receives and be in a width figure service routine, if detecting VSYNC's twice
Failing edge, then it represents that received piece image, VSYNC indexed variables can be set as 2.(6) judge to finish receiving a width figure
As after, FIFO pointer reseting marks are read, when reading FIFO, can read correctly data and to be shown to display screen.
It is illustrated in figure 2 the hardware circuit diagram that RX23T development boards are connect with OV7725 and OLED.P33 pins connect OLED
D0 mouths, the D1 mouths of P70 connections OLED, the RST mouths of P71 connections OLED, the DC mouths of P72 connections OLED.This 4 pins are respectively provided with
For output mode.Since OV7725 cameras will match camera register when each initialization carries out Image Acquisition
It puts, configuration mode reserves SCL and SDA bus of 2 common I/O ports as SCCB by SCCB agreements.Because SDA buses are logical
It needs to read in I/O state during letter, level must be used as to export, select this 2 pins of P94 and PA2 respectively as SCL and SDA
Communication port.8 data ports of the P40 ~ P47 as camera, are set as input pattern.P11 mouthfuls are used as field down trigger mouth,
It is set as failing edge triggering.When P11 reads camera field signal failing edge, interrupt service function for execution field, on the scene to interrupt service
FIFO is enabled in function and reads one frame signal of camera, FIFO is read until the arrival of next interruption enables, by the one of FIFO
Frame data are read in by SCCB buses to RX23T microcontrollers RAM.
Fig. 3 is the software flow pattern of system entirety.OLED display module is initialized first, then initializes camera.It takes the photograph
During as head initialization, first to the SDA of SCCB and SCL bus initializations, resolution ratio of camera head is written by SCCB later.Due to
RX23T microcontrollers only have the RAM of 8K, it is thus possible to select relatively low image resolution ratio.Therefore, it during initialization, is taken the photograph toward OV7725
As the register OV7725_HOutSize write-in 0x29 of head chip, 0x2C is written toward register OV7725_VOutSize, so as to
The resolution ratio of 80*60 is selected, to reduce the occupancy of memory, and ensures the speed of follow-up data processing.Then it is write again by SCCB
Enter frame per second, since the pot life that different frame per second collection period differences results in data processing is different.The past register of the present invention
0XC1 is written in OV7725_COM4, toward register OV7725_CLKRC write-in 0x02, frame rate is configured to 50 frames per the/second, with true
Protecting image procossing scheduling algorithm has sufficient processing time.Finally it is reconfigured each register parameters of camera, default value.
Due to every image frame grabber it is complete after, within 2ms next interrupt again come, this time it is too short next frame image arrival before
Frame buffer inside FIFO can not be read out, it is therefore desirable to a frame is spaced to read FIFO cachings, so practical frame speed
Rate will be the 1/2. of setting value
It ceaselessly scans whether FIFO has a new frame in major cycle, FIFO is read if there is new frame then enables, due to prairie fire
OV7725 is 16 gray values i.e. 2 bytes with the image that FIFO cameras export.When carrying out image binaryzation, so in order to
Acquisition time is saved, the present invention casts out low byte, only acquires high byte data, effectively accelerates the picking rate of every frame.
The data for often reading a byte just carry out binary conversion treatment to it.By judging the size of itself and threshold value, be changed to 0 or
255 is i.e. black and white.Then 4800 binary images that can obtain a frame 80*60 of final circle collection export image and show
On liquid crystal display.
Each arrival interrupted needs judge to be terminated as field（The field of next frame starts）Or field starts, such as
Fruit is started for field, then enables and write FIFO, FIFO flag position 1, and FIFO starts to read image.It is tied if current field is interrupted for field
Beam then enables and reads FIFO, FIFO flag position 2, starts to read data fifo deposit RAM behind major cycle judgement symbol position.
FIFO concrete operations：
Using P10 as camera WEN pins, P02 is as camera OE pins, and P00 is as camera WRST pins, P31 camera shootings
Head RCK pins, P32 are camera RES pins.When reception is shown up interrupt signal, jump to interrupt function, in interrupt function I
By state flag bit to determine whether being that field starts or field is terminated：0 expression field starts, and 1 expression field is terminated.If it is field
Start, then we will enable FIFO write operations：First, WRST is set low, WE is put into height, then again by Status Flag position 1,
Illustrate that FIFO is reading image；Secondly, WE is put into height, WRST is secondly put into height, such FIFO just can read camera data
To caching.Terminate if it is field, then then first to forbid FIFO write operations（WE is set low）, then by 2 table of Status Flag position
Data can be read from FIFO by showing.Interrupt function is finally exited,
Judgement symbol position illustrates to need to read data fifo for 2 in major cycle.It first will be to FIFO before data fifo is read
It is prepared, i.e., successively sets low RRST, RCLK is set low, and RCLK puts height, and RRST puts height, and RCLK is set low, and RCLK puts height.Prepare behaviour
Data can be formally read after work, first set low RCLK, then read 8 I/O datas to caching in array namely the
The high byte of one pixel, then by RCLK put it is high represent that high byte reading finishes, then by RCLK set low expression to read it is low
Byte casts out low byte to save the time present invention（8 I/O datas are not read）, RCLK is then put into high expression low byte and is read
It finishes, although it is noted herein that low byte is not read is had to pair in order to which FIFO read pointer is allowed to be directed toward next pixel
RCLK's sets low height, and then pixel binaryzation is judged, is recycled 4800 times with this, state flag bit finally is put back into 0, arrives this
Just there is binary image in caching array.
Driving method reading speed of the present invention is fast, and committed memory space is small.It is adapted to that performance is low, small 32 of memory headroom
Microcontroller.In the non-uniform occasion of light, it also can be good at showing binary image.For the light of different occasions,
In the case that light difference is larger, it is only necessary to which lens fine-tuning adjustment focal length is the light for being suitable for each occasion.The driving is applied
In aircraft tracking system, in practice it has proved that aircraft can be flown by what is stablized after the corresponding image procossing of the image of acquisition progress
Line trace target.The image stabilization of driving acquisition, acquisition time is short, efficient, highly reliable.
Particular embodiments described above elaborates the purpose of the present invention, technical solution and achievement, is answered
Understand, the above is only a specific embodiment of the present invention, is not intended to restrict the invention, all essences in the present invention
God and any modification, equivalent substitution, improvement and etc. within principle, done, should all be included in the protection scope of the present invention.
Claims (8)
- A kind of 1. webcam driver method based on auspicious Sa RX23T microcontrollers, which is characterized in thatRX23T microcontrollers are connect respectively with camera and LCD MODULE, and the camera connects a fifo chip；SIO_C the and SIO_D pins of camera are connected to the GPIO of RX23T microcontrollers, using simulation I2C sequential；HREF, VSYNC pin of camera and the GPIO that RX23T microcontrollers are connect are disposed as input pattern, VSYNC pins with The GPIO pin of RX23T microcontrollers connection is configured to interrupt mode, and RX23T microcontrollers know new image using field interrupt signal Whether whether acquisition is completed, enabled so as to which FIFO be controlled to write；RCLK, RRST, WRST, WEN and OE pin of camera are each configured to recommend defeated with the pin that RX23T microcontrollers are connect Go out, RX23T microcontrollers control FIFO according to the acquisition situation of image using RCLK, RRST, WRST, WEN and OE pin；Data are drawn Foot DO [0:7] the continuous most-significant byte pin of the same I/O port of RX23T microcontrollers is all connected to, directly reads the acquisition of most-significant byte state The FIFO contents of one byte, 8 I/O ports are each configured to input.
- 2. webcam driver method according to claim 1, which is characterized in that include the following steps：Step S1：LCD MODULE, camera are initialized, it is initial to SDA and the SCL bus of SCCB when initializing camera Change, resolution ratio of camera head is written by SCCB, selects the resolution ratio of 80*60；Frame per second is written by SCCB, frame rate is configured to 50 frames/second；Each register parameters of camera are configured, select default value；Step S2：The scanning direction of LCD MODULE is set so that LCD MODULE is consistent with the resolution ratio of camera；Step S3：When reception show up interrupt signal then perform field interrupt service function, it is on the scene interruption service function in enable FIFO One frame signal of camera is read, FIFO is read until the arrival of next interruption enables, a frame data of FIFO is passed through into SCCB Bus is read in RX23T microcontrollers RAM；Step S4：Scan round state flag bit judges whether FIFO has a new frame in major cycle, if there is new frame then makes FIFO can be read, image binaryzation is carried out, casts out low byte, only acquires high byte data, often reads the data of a byte just Binary conversion treatment is carried out to it, by comparing with threshold size, is changed to 0 or 255 i.e. black or white, final circle collections It obtains the binary image of a frame 80,*60 4800 times, then exports image and be shown on LCD MODULE.
- 3. webcam driver method according to claim 1, which is characterized in that the step S3 includes：Judge that each interruption is that field is terminated or field starts by state flag bit in interruption service function on the scene, 0 represents Field starts, and 1 expression field is terminated, and is started if it is field, enabled to write FIFO, then by fifo status mark position 1, FIFO starts to read Image is taken, is terminated if it is field, enables and reads FIFO, by fifo status mark position 2, major cycle is opened after judging state flag bit Begin to read data fifo deposit RAM.
- 4. webcam driver method according to claim 3, which is characterized in that start if it is field, carry out enabled write FIFO is operated, and is first set low WRST, WE puts height, by Status Flag position 1, illustrates that FIFO is reading image；Then by WE Height is put, WRST is put into height, FIFO is made to read camera data to caching；Terminate if it is field, first forbid FIFO write operations, by WE It sets low, then by Status Flag position 2, expression can read data from FIFO, finally exit field and interrupt service function.
- 5. webcam driver method according to claim 3, which is characterized in that major cycle is read after judging state flag bit Before data fifo, first RRST is set low successively, RCLK is set low, and RCLK puts height, and RRST puts height, and RCLK is set low, and RCLK puts height, then Start to read data, first set low RCLK, read the high byte of 8 I/O datas i.e. first pixel into caching, then will RCLK puts high expression high byte reading and finishes, and then sets low RCLK, then RCLK is put height, then pixel binaryzation is judged, Cycle 4800 times, finally sets to 0 state flag bit, then caching just has binary image in array.
- 6. webcam driver method according to claim 1, which is characterized in that the camera model OV7725.
- 7. webcam driver method according to claim 1, which is characterized in that the fifo chip model AL422B.
- 8. webcam driver method according to claim 1, which is characterized in that the LCD MODULE model OLED12864。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810158784.9A CN108174107B (en) | 2018-02-26 | 2018-02-26 | Camera driving method based on Ryssa RX23T single-chip microcomputer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810158784.9A CN108174107B (en) | 2018-02-26 | 2018-02-26 | Camera driving method based on Ryssa RX23T single-chip microcomputer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108174107A true CN108174107A (en) | 2018-06-15 |
| CN108174107B CN108174107B (en) | 2020-05-12 |
Family
ID=62510735
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810158784.9A Active CN108174107B (en) | 2018-02-26 | 2018-02-26 | Camera driving method based on Ryssa RX23T single-chip microcomputer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108174107B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110491031A (en) * | 2019-08-19 | 2019-11-22 | 江苏爱仕特电子科技有限公司 | A kind of two-dimensional code identification method of massage armchair remote controler |
| CN111031233A (en) * | 2019-11-13 | 2020-04-17 | 安凯(广州)微电子技术有限公司 | Digital image processing frame rate control method and device |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101694609A (en) * | 2009-10-15 | 2010-04-14 | 上海大学 | Structure and method for improving speed of external memory interface of high-definition image real-time collecting system DSP |
| CN102163404A (en) * | 2011-04-26 | 2011-08-24 | 西安交通大学 | Large-screen light emitting diode (LED) display control device and method based on synchronous dynamic random access memory (SDRAM) |
| CN102831872A (en) * | 2012-09-05 | 2012-12-19 | 山东大学 | Field programmable gate array-based (FPGA-based) realization method for converting liquid crystal display (LCD) signal to video graphics array (VGA) signal |
| CN102938830A (en) * | 2011-08-16 | 2013-02-20 | 上海航天测控通信研究所 | Method for increasing speeds of real-time video acquisition of external memory interface (EMIF) |
-
2018
- 2018-02-26 CN CN201810158784.9A patent/CN108174107B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101694609A (en) * | 2009-10-15 | 2010-04-14 | 上海大学 | Structure and method for improving speed of external memory interface of high-definition image real-time collecting system DSP |
| CN102163404A (en) * | 2011-04-26 | 2011-08-24 | 西安交通大学 | Large-screen light emitting diode (LED) display control device and method based on synchronous dynamic random access memory (SDRAM) |
| CN102938830A (en) * | 2011-08-16 | 2013-02-20 | 上海航天测控通信研究所 | Method for increasing speeds of real-time video acquisition of external memory interface (EMIF) |
| CN102831872A (en) * | 2012-09-05 | 2012-12-19 | 山东大学 | Field programmable gate array-based (FPGA-based) realization method for converting liquid crystal display (LCD) signal to video graphics array (VGA) signal |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110491031A (en) * | 2019-08-19 | 2019-11-22 | 江苏爱仕特电子科技有限公司 | A kind of two-dimensional code identification method of massage armchair remote controler |
| CN111031233A (en) * | 2019-11-13 | 2020-04-17 | 安凯(广州)微电子技术有限公司 | Digital image processing frame rate control method and device |
| CN111031233B (en) * | 2019-11-13 | 2021-01-15 | 安凯(广州)微电子技术有限公司 | Digital image processing frame rate control method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108174107B (en) | 2020-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5068906A (en) | Processor for extracting and memorizing cell images | |
| CN101431603B (en) | Method for multi-camera sync photography and its detection apparatus | |
| US9864436B2 (en) | Method for recognizing motion gesture commands | |
| CN106034199A (en) | Image acquisition apparatus of analog data source and method thereof | |
| CN108174107A (en) | A kind of webcam driver method based on auspicious Sa RX23T microcontrollers | |
| US20200084387A1 (en) | Low power mode for one or more cameras of a multiple camera system | |
| CN104902167A (en) | High-speed image acquisition and processing system | |
| CN104680522B (en) | Based on the vision positioning method that smart mobile phone front camera and rear camera works simultaneously | |
| JP2001101396A (en) | Processor and method for correcting image distortion and medium with program performing image distortion correction processing stored therein | |
| CN1204532C (en) | Method and apparatus for rendering images with refractions | |
| CN108053385A (en) | A kind of real-time correction system of flake video and method | |
| CN204408489U (en) | A kind of high speed image acquisition and processing system | |
| US20070197290A1 (en) | Music Game Device, Music Game System, Operation Object, Music Game Program, And Music Game Method | |
| CN101393604B (en) | Image sampling control system and method for CMOS optical sensor | |
| CN109587421A (en) | A kind of HD-SDI/3G-SDI transmitting-receiving and real-time picture-in-picture switch output processing method | |
| US20230214955A1 (en) | Electronic apparatus and image processing method of electronic apparatus | |
| CN202309974U (en) | FPGA (Field Programmable Gate Array)-based intelligent vehicle-mounted 360-degree panoramic imaging system | |
| US11902378B2 (en) | Systems and methods for data synchronization | |
| CN114158156B (en) | PWM (pulse-width modulation) adjusting method, device, equipment and storage medium of light supplementing lamp | |
| CN104580929A (en) | Adaptive exposure type digital image processing system | |
| CN113312986A (en) | Spraying control system based on visual processing and control method thereof | |
| CN106331481A (en) | Virtual reality photographing system | |
| CN112689072A (en) | Camera system | |
| CN220171649U (en) | Device for detecting road obstacle in real time based on FPGA | |
| CN207995241U (en) | A kind of indoor mobile robot path planning apparatus based on FPGA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |