CN1080799A - Adopt just the synchronous multiplexing method and the equipment thereof of (or negative) justification frame structure - Google Patents
Adopt just the synchronous multiplexing method and the equipment thereof of (or negative) justification frame structure Download PDFInfo
- Publication number
- CN1080799A CN1080799A CN 93106839 CN93106839A CN1080799A CN 1080799 A CN1080799 A CN 1080799A CN 93106839 CN93106839 CN 93106839 CN 93106839 A CN93106839 A CN 93106839A CN 1080799 A CN1080799 A CN 1080799A
- Authority
- CN
- China
- Prior art keywords
- equipment
- clock
- multiple connection
- branch road
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
The invention belongs to the multiplexing technique of digital communication.The present invention proposes a kind of synchronous multiplexing method, comprise just (or negative) sign indicating number velocity modulation speed frame structure of employing, adopt fixedly regulation, branch road multiple connection clock buckled the pulse and the fixing pulse of adjusting the position of corresponding overhead bits position, again through spare slide after as the external clock of lower floor's equipment.The invention solves utilization just (or negative) justification frame structure carry out the technical problem of synchronous transmission, can be widely used in optical communication and microwave radio relay communication, be specially adapted to jump in the group facility, make and jump the phase jitter that the jumping group facility is simplified and greatly reduced to group facility, good economic benefits is arranged.
Description
The invention belongs to technical field of telecommunications, particularly the multiplexing technique of digital communication.
Just (or negative) justification generally is used for accurate synchronous multiplexing.Because accurate synchronous multiplexing technical sophistication, equipment amount is big, and some occasion people still are ready to use synchronous multiplexing.But the frame structure and the speed of general synchronous multiplexing all do not meet ccitt standard, thus can not with existing transmission system compatibility.In jumping group facility, owing to adopt positive justification, the multiple connection process is still carried out step by step especially, jumps the only combination of what multiple connection equipment of group facility, does not save equipment.
The present invention is intended to propose the just synchronous multiplexing method of (or negative) justification frame structure of a kind of utilization.It is used for and the multiple connection of quasi-synchronous serial compatible synchronous, is specially adapted to jump in the group facility, equipment amount is reduced, shake reduces.
The synchronous multiplexing method that the present invention proposes is characterized in that:
1) just adopting (or negative) justification frame structure;
2) adopt fixedly regulation S, S satisfies condition
f
2-△f
2≤（f
1±△f
1） 1/(N1) 〔N1-（N2+S）〕≤f
2+△f
2;
Wherein, f
1Be branch road multiple connection clock nominal frequency, △ f
1Be the tolerance frequency deviation of branch road multiple connection clock, N1 is the branch road code element number of multiple connection frame, and N2 is every branch road overhead bits number in every multiple connection frame, f
2Be branch road input clock nominal frequency, △ f
2Tolerance frequency deviation for the branch road input clock;
3) branch road multiple connection clock is buckled the pulse and the fixing pulse of adjusting the position of corresponding overhead bits position, again after even the cunning as the external clock of lower floor's equipment, lower floor's equipment work is in the external clock mode.
Basic characteristics of the present invention are: one, the method that adopts the present invention to propose, group road stream rate, branch road input code flow speed, the multiple connection frame structure all meets the requirement of CCITT, and the synchronous drop set of available standard receives, and also available quasi-synchronous serial transmission equipment transmits group road code stream.
Its two, the present invention adopts fixedly regulation, if every M framing control N time, S=N/M then, M, N is natural number all, M is greater than N.Because adopt fixedly regulation, the multiple connection end can be without justification.Be much higher than the low pass bandwidth of tap end branch road phase-locked loop owing to fixedly adjust frequency, and fixedly there is not waiting jitter in adjustment, therefore this synchronous multiplexing does not produce phase jitter.The selection of S will be satisfied the relational expression in the method for the invention (2).Certainly, f
1, △ f
1, f
2, △ f
2With S positive number all, N1 and N2 be natural number all, N1＞N2.Like this, the external clock frequency of lower floor's equipment just meets the CCITT requirement.
Its three, adopt when of the present invention, lower floor's equipment will work in the external clock mode, the production method of its clock is method (3) as described herein.
Adopt synchronous multiplexing equipment of the present invention, comprise regularly synchronization section, close a circuit unit and a circuit unit.The block diagram of its circuit unit is seen shown in Figure 1.It produces circuit by the fixing frame pulse of adjusting, and fixingly adjusts that control code produces circuit, readout clock produces circuit, even sliding circuit, elastic storage circuit and close the road door and form.The fixing frame pulse of adjusting produces N pulse of the every M frame generation of circuit, be fixed and adjust frame pulse (4), the fixing control code generation circuit of adjusting is whenever received a fixing frame pulse of adjusting, and just produces at this frame and adjusts control code (6), be sent to He Lumen, form tributary binary digits.(3) removed the branch road multiple connection clock of overhead bits digit pulse for detaining, readout clock generation circuit receives that whenever fixing the adjustment frame pulse for one just detains an adjustment digit pulse of going to (3), obtains the readout clock (5) of elastic storage circuit.Even cunning circuit can be a phase-locked loop, and readout clock (5) is sent after the even cunning of phase-locked loop, as the external clock (2) of lower floor's equipment.The numeric data code (1) that lower floor's equipment utilization (2) produces is sent multiple connection equipment back to, through writing the elastic storage circuit with branch road external clock (2), use readout clock (5) to read branch road multiple connection data (7) again and give He Lumen, close the road goalkeeper and prop up circuit-switched data and branch road and adjust control code and close the road and become tributary binary digits (8).Each tributary binary digits closes the road with multiple connection frame overhead bits and has just become group road code stream.Be also pointed out that each branch road can the fixing frame pulse of adjusting of a shared cover produce circuit, the fixing control code of adjusting produces circuit, and even sliding circuit and readout clock produce circuit, and equipment is more simplified.
Synchronous multiplexing method and synchronous multiplexing equipment that the present invention proposes are particularly suitable for jumping group facility.Past, to jump in the group facility and still adopt positive justification between levels, equipment not to be simplified.After adopting the present invention, jump levels employing synchronous multiplexing in the group facility, the upper strata multiple connection equipment of promptly jumping group facility inside adopts synchronous multiplexing equipment of the present invention, can save some justification circuit.The clock of lower floor's equipment is provided by the upper strata, can economize the clock generating circuit of sub-cloud.Adopt the result of synchronous multiplexing, also avoid causing phase jitter.
The invention solves and to adopt synchronous multiplexing can use synchronous multiplexing to replace accurate synchronous multiplexing with the technical problem of quasi-synchronous serial compatibility in some occasions again, reach simplified equipment, overcome the effect of phase jitter.The present invention is specially adapted to jump group facility, is specially adapted to synchronous multiplexing because jump group facility inside, and the jumping group facility is simplified greatly, and the phase jitter of jumping group facility reduces greatly.
The present invention can be applicable to the multiple connection between each time of CCITT positive justification group, and basic group is to tertiary group, and basic group is to fourth order group, and quadratic gropup is in the jumping group facility of fourth order group or the like.
Brief Description Of Drawings:
Fig. 1 is the branch road block diagram of synchronous multiplexing equipment of the present invention.
The concrete applicating example of equipment of the present invention is as follows:
Embodiment one
Basic group is to the synchronous multiplexing equipment of quadratic gropup: desirable fixedly regulation is 8/19.Used circuit unit as shown in Figure 1, wherein fixedly adjustment frame pulse produces per 19 frames of circuit and produces 8 frame pulses.When the quadratic gropup code check is 8448kb/s, when stability was 30ppm, basic group external clock frequency range was 2047.9704Hz to 2048.0931Hz.Satisfy the CCITT requirement.
Embodiment two
Basic group is to the jumping group facility of tertiary group: the basic group interface can adopt as the synchronous multiplexing mode among the embodiment one, also can adopt common accurate synchronous multiplexing mode.Synchronous multiplexing mode of the present invention is adopted in quadratic gropup to the multiple connection of tertiary group.Fixedly regulation desirable 7/16.Used circuit unit as shown in Figure 1, it is that per 16 frames produce 7 frame pulses that wherein fixedly adjustment frame pulse produces circuit.When the tertiary group bit rate is 34368kb/s, when stability was 20ppm, quadratic gropup rate variation scope was 8428.2961kb/s to 8467.6255kb/s.Satisfy the CCITT requirement.
Claims (3)
1, a kind of synchronous multiplexing method is characterized in that:
1) just adopting (or negative) justification frame structure;
2) adopt fixedly regulation S, S satisfies condition
f
2-Δf
2≤(f
1±Δf
1) 1/(N1) [N1-(N2+S)]≤f
2+Δf
2；
Wherein, f
1Be branch road multiple connection clock nominal frequency, Δ f
1Be the tolerance frequency deviation of branch road multiple connection clock, N1 is the branch road code element number of multiple connection frame, and N2 is every branch road overhead bits number in every multiple connection frame, f
2Be branch road input clock nominal frequency, Δ f
2Tolerance frequency deviation for the branch road input clock;
3) branch road multiple connection clock is buckled the pulse and the fixing pulse of adjusting the position of corresponding overhead bits position, again after even the cunning as the external clock of lower floor's equipment, lower floor's equipment work is in the external clock mode.
2, a kind of synchronous multiplexing equipment that adopts the described method of claim 1, by the timing synchronization section, closing circuit unit forms with a circuit unit, it is characterized in that said circuit unit comprises that every M frame produces the fixedly adjustment frame pulse generation circuit of N pulse, whenever receive a said fixedly adjustment frame pulse and just produce the fixedly adjustment control code generation circuit of adjusting control code at this frame, whenever receive a said fixedly adjustment frame pulse just button go one of branch road multiple connection clock to adjust digit pulse, the readout clock that obtains readout clock produces circuit, readout clock is spared the sliding even sliding circuit that obtains the external clock used for lower floor's equipment, under said lower floor equipment external clock drives, writing data that lower floor's equipment comes and the elastic storage circuit of under said readout clock drives, reading a circuit-switched data and will said circuit-switched data and branch road adjust the He Lumen that control code is synthesized one road tributary binary digits.
3, a kind of jumping group facility comprises upper strata multiple connection equipment and lower floor's multiple connection equipment, it is characterized in that said upper strata multiple connection equipment adopts as the said multiple connection equipment of claim 2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 93106839 CN1080799A (en) | 1993-06-10 | 1993-06-10 | Adopt just the synchronous multiplexing method and the equipment thereof of (or negative) justification frame structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 93106839 CN1080799A (en) | 1993-06-10 | 1993-06-10 | Adopt just the synchronous multiplexing method and the equipment thereof of (or negative) justification frame structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1080799A true CN1080799A (en) | 1994-01-12 |
Family
ID=4986437
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 93106839 Pending CN1080799A (en) | 1993-06-10 | 1993-06-10 | Adopt just the synchronous multiplexing method and the equipment thereof of (or negative) justification frame structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1080799A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101960754A (en) * | 2008-03-04 | 2011-01-26 | 日本电气株式会社 | Signal multiplexing method, signal demultiplexing method, digital signal reference frequency correction method, multiplexer, demultiplexer, wireless communication system, and digital signal referency frequency corrector |
-
1993
- 1993-06-10 CN CN 93106839 patent/CN1080799A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101960754A (en) * | 2008-03-04 | 2011-01-26 | 日本电气株式会社 | Signal multiplexing method, signal demultiplexing method, digital signal reference frequency correction method, multiplexer, demultiplexer, wireless communication system, and digital signal referency frequency corrector |
| US8804769B2 (en) | 2008-03-04 | 2014-08-12 | Nec Corporation | Signal multiplexing method, signal demultiplexing method, digital signal reference frequency correction method, multiplexing device, demultiplexing device, radio communication system, and digital signal reference frequency correction device |
| CN101960754B (en) * | 2008-03-04 | 2015-03-04 | 日本电气株式会社 | Signal multiplexing method/signal demultiplexing method and device thereof, and wireless communication system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1684405B (en) | Clock synchronizer and clock and data recovery apparatus and method | |
| EP0491054B1 (en) | Circuit for extracting asynchronous signals | |
| CA2302370A1 (en) | System and method for high-speed, synchronized data communication | |
| US5602882A (en) | Digital jitter attenuator using selection of multi-phase clocks and auto-centering elastic buffer | |
| US4694472A (en) | Clock adjustment method and apparatus for synchronous data communications | |
| US8170421B2 (en) | Method and apparatus for clock recovery | |
| KR910001743B1 (en) | Data multiplex transmission system | |
| JPH05505712A (en) | Data synchronization method and synchronization circuit | |
| US5859882A (en) | Transmission system control circuit including comparator apparatus | |
| CN1059437A (en) | Synchronous digital hierarchy sign indicating number speed is adjusted again | |
| US5357514A (en) | Distributed bit-by-bit destuffing circuit for byte-stuffed multiframe data | |
| US20050249315A1 (en) | Method and system for transmitting isochronous voice in a wireless network | |
| EP0125002B1 (en) | Programmable longitudinal time code generator utilizing a synchronous programmable parallel-to-serial data converter. | |
| US5737373A (en) | Control method and apparatus for suppressing jitter | |
| CN101252403B (en) | Realizing method of traffic transmission in light transmitted network | |
| EP0675613B1 (en) | Jitter reduction system in digital demultiplexers | |
| JPS61181298A (en) | Clock synchronization system | |
| CN1080799A (en) | Adopt just the synchronous multiplexing method and the equipment thereof of (or negative) justification frame structure | |
| CN100449967C (en) | Equipment for restoring E3/T3 branch signal from synchronous digital transmission system | |
| US5715285A (en) | Data transmission apparatus, a data receiving apparatus, and a data transmission system | |
| CN1219409C (en) | Time-division multiple access burst frame synchronizing method of base station radio interface | |
| AU675134B2 (en) | Method and device for making a justification decision at a node of a synchronous digital telecommunication system | |
| CN1615602B (en) | Frame boundary discriminator | |
| AU669315B2 (en) | Arrangement for recovering a plesiochronous digital signal | |
| CN101404570B (en) | System and method for removing spread spectrum of reference clock signal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C01 | Deemed withdrawal of patent application (patent law 1993) | ||
| WD01 | Invention patent application deemed withdrawn after publication |