CN108021482A - The method and device of memory is detected under a kind of Boot Loader - Google Patents

The method and device of memory is detected under a kind of Boot Loader Download PDF

Info

Publication number
CN108021482A
CN108021482A CN201711454510.6A CN201711454510A CN108021482A CN 108021482 A CN108021482 A CN 108021482A CN 201711454510 A CN201711454510 A CN 201711454510A CN 108021482 A CN108021482 A CN 108021482A
Authority
CN
China
Prior art keywords
data cell
memory
data
address
detected
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201711454510.6A
Other languages
Chinese (zh)
Inventor
璧典腹
赵丹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou DPTech Technologies Co Ltd
Original Assignee
Hangzhou DPTech Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou DPTech Technologies Co Ltd filed Critical Hangzhou DPTech Technologies Co Ltd
Priority to CN201711454510.6A priority Critical patent/CN108021482A/en
Publication of CN108021482A publication Critical patent/CN108021482A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273Test methods
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2284Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by power-on test, e.g. power-on self test [POST]

Abstract

The application provides a kind of method that memory is detected under Boot Loader, it is characterised in that the described method includes:According to the length of default detection data, memory to be detected is divided at least one data cell;Default detection data are stored in any data cell, and circulate execution following steps, until the data cell meets detection completion condition:The data cell is accessed, obtains the data wherein stored;Judge whether the data cell meets to detect completion condition, the detection completion condition is:The data obtained from the data cell are unsatisfactory for default verification rule or the access times to the data cell are not less than default detection number.It is interior to there are problems that whether occurring in the case that access pressure is larger when can effectively detect actual use equipment using application scheme.

Description

The method and device of memory is detected under a kind of Boot Loader
Technical field
This application involves the method and dress that memory is detected under field of computer technology, more particularly to a kind of Boot Loader Put.
Background technology
Before the os starting of equipment, under Boot Loader detect memory can realize it is wider, more fill The detection divided.Memory is detected under Boot Loader in the prior art, usually travels through memory byte-by-byte, is detected in memory Whether the data of storage are correct.But since this way access memory pressure is smaller, it can only detect address wire, data cable The problems such as being disconnected with the presence or absence of connection, making access memory that mistake occur.And in the actual use of equipment, not usually word one by one Save land and access memory, and situation about continually accessing often occur, therefore the pressure for accessing memory is larger, and byte-by-byte visit When asking memory, even if frequently accessing, access memory pressure will not be caused larger, thus above-mentioned detection method, can not be effective Ground detects the problem of equipment is likely to occur in actual use.
The content of the invention
In view of this, the application provides the method and device that memory is detected under a kind Boot Loader, and technical solution is such as Under:
A kind of method that memory is detected under Boot Loader, it is characterised in that the described method includes:
According to the length of default detection data, memory to be detected is divided at least one data cell;
Default detection data are stored in any data cell, and circulate execution following steps, until the data cell expires Foot detection completion condition:
The data cell is accessed, obtains the data wherein stored;
Judge whether the data cell meets to detect completion condition, the detection completion condition is:From the data cell The data of acquisition are unsatisfactory for default verification rule or the access times to the data cell are not less than default detection number.
The device of memory is detected under a kind of Boot Loader, it is characterised in that described device includes:
Memory division module, for the length according to default detection data, at least one number is divided into by memory to be detected According to unit;
Data memory module, for being stored in default detection data in any data cell;
Execution module, performs with the step in lower module for circulating, until the data cell meets detection completion condition:
Data read module, for accessing the data cell, obtains the data wherein stored;
Judgment module is completed, for judging whether the data cell meets to detect completion condition, the detection completion condition For:The data obtained from the data cell are unsatisfactory for default verification rule or the access times of the data cell are not less than Default detection number.
Technical solution provided herein, the service condition of memory in being actually used for simulation, memory to be detected is drawn It is divided into data cell and is stored in the data of monoblock, then continually accesses the data being stored in the data cell, and judge to access Whether the data of acquisition there is mistake, so that judge whether the data cell under the larger access of pressure can occur mistake, from And realize more effectively detection.
It should be appreciated that the general description and following detailed description of the above are only exemplary and explanatory, not The application can be limited.In addition, any embodiment in the application and above-mentioned whole effects need not be reached.
Brief description of the drawings
In order to illustrate the technical solutions in the embodiments of the present application or in the prior art more clearly, below will be to embodiment or existing There is attached drawing needed in technology description to be briefly described, it should be apparent that, drawings in the following description are only this Some embodiments described in application, for those of ordinary skill in the art, can also obtain other according to these attached drawings Attached drawing.
Fig. 1 is the flow diagram for the method that memory is detected under the embodiment of the present application Boot Loader;
Fig. 2 is division and the storage schematic diagram of the embodiment of the present application data cell;
Fig. 3 is the first structure diagram for the device that memory is detected under the embodiment of the present application Boot Loader;
Fig. 4 is second of structure diagram of the device that memory is detected under the embodiment of the present application Boot Loader;
Fig. 5 is the third structure diagram for the device that memory is detected under the embodiment of the present application Boot Loader.
Embodiment
Here exemplary embodiment will be illustrated in detail, its example is illustrated in the accompanying drawings.Following description is related to During attached drawing, unless otherwise indicated, the same numbers in different attached drawings represent the same or similar key element.Following exemplary embodiment Described in embodiment do not represent all embodiments consistent with the application.On the contrary, they be only with it is such as appended The example of the consistent apparatus and method of some aspects be described in detail in claims, the application.
It is only merely for the purpose of description specific embodiment in term used in this application, and is not intended to be limiting the application. It is also intended in the application and " one kind " of singulative used in the attached claims, " described " and "the" including majority Form, unless context clearly shows that other implications.It is also understood that term "and/or" used herein refers to and wraps Containing the associated list items purpose of one or more, any or all may be combined.
For effectively detection device in practical applications, if continually accessing whether memory occurs error in data etc. Problem, the application provides a kind of method that memory is detected under Boot Loader, shown in Figure 1, may comprise steps of:
S101, according to the length of default detection data, at least one data cell is divided into by memory to be detected;
If accessing memory, even if frequently accessing, larger pressure will not be caused byte-by-byte, and actually use and set When standby, the data read and write in memory generally all take multiple bytes, in the case of frequent access, will cause larger pressure, Therefore, in order to effectively detect the situation of the memory when actually using equipment, it is necessary to memory is divided into multiple data cells, often A data cell takes multiple bytes.
The specific length of each data cell, can determine according to that will write default detection data therein, and set Detection data mode can have it is a variety of, such as set one group of data that are identical or changing in order as detection data, and for example produce One group of random number simultaneously sets it to detection data, etc., and the basic scheme of the application is not required to be defined this in theory, this Field technology personnel can neatly choose suitable mode according to actual conditions.In a kind of embodiment of the application In, the address of the data cell divided can be set as detecting data.Specifically, it is first determined memory to be detected is divided into The length of data cell region after data cell, then according to identified data cell region length, obtains being not less than address The data cell partition length of length, and memory to be detected is divided into by multiple data cells according to partition length, wherein, data The address of unit can by " initial address+termination address of unit " or " length of initial address+unit of unit ", etc. Deng mode represent that therefore the length of data cell region can also have a multiple choices, the basic scheme of the application is in theory not This need to be defined, those skilled in the art can neatly choose suitable mode according to actual conditions.Although by not Same mode can make the address of data cell have different length, but in the practical application of application scheme, in order to keep The convenience of data cell division using a kind of mode with that accurately, uniformly can represent address, so that it is determined that data cell region Length, and to divide data cell not less than the partition length of address size, wherein, partition length can be equal to data cell, If also having and the demands such as other data being stored in data cell, partition length can also be made to be more than address size, reserved more More memory headrooms.
In addition, for polycaryon processor, in order to improve the efficiency of memory detection, in a kind of embodiment of the application In, detectable full memory under Boot Loader can also be assigned to parallel detection in each CPU.Specifically, first According to the total capacity of CPU number of equipment and detectable memory, detectable memory is evenly distributed to each CPU, i.e., in each CPU The identical memory to be detected of capacity is each assigned to, the memory to be detected that can be directed to afterwards in each CPU, determines default inspection Survey data length and carry out data dividing elements.
For each CPU, in a kind of embodiment of the application, it can also further be judged as its distribution Whether the address of memory to be detected is legal.Specifically, the address realm that can detect memory under Boot Loader is obtained first, i.e., Using scope of the initial address of the memory with termination address as endpoint.Then, can basis first for any CPU therein The capacity of order, the memory to be detected for each CPU storage allocations and above-mentioned memory initial address, determine that the CPU's is to be detected The initial address and termination address of memory, for example, it is assumed that totally 4 CPU, its CPU ID are followed successively by 0,1,2,3, Boot Loader Under detectable full memory size be 4M, if being each CPU storage allocations according to the order of CPU ID, it is known that each CPU's Save as 1M in be detected, and CPU 0 it is to be detected in save as first 1M, the memory to be detected of CPU 2,3,4 is respectively second, 3rd, four 1M, thus may determine that the initial address and termination address of the memory to be detected of CPU 0,2,3,4.For any CPU, if the initial address of its memory to be detected and termination address in address above mentioned scope, can be determined that this is to be detected interior The address deposited is legal.
S102, is stored in default detection data in any data cell, and circulates execution following steps, until the data sheet Member meets detection completion condition:
S103, accesses the data cell, obtains the data wherein stored;
S104, judges whether the data cell meets to detect completion condition, and the detection completion condition is:From the data sheet The data obtained in member are unsatisfactory for default verification rule or the access times to the data cell are not less than default detection number.
For the ease of description, S102 to S104 is combined and is illustrated.
Default detection data can be stored in after dividing data cell wherein, if for example, the data cell that will be divided Address be set as detect data, then can be with as shown in Fig. 2, the address of any data unit be stored in its latter number according to unit In.
In data cell after deposit detection data, you can data in data cell are repeatedly read, to detect data sheet Situation of the member when being accessed frequently.When the number for accessing a certain data cell exceedes preset times, then can stop to this The access of data cell, can be with if being not detected by the data read from the data cell is unsatisfactory for default verification rule Think corresponding memory in actual use, the problems such as error in data will not occur under larger access pressure, and if from The data read in the data cell are unsatisfactory for default verification rule, then can directly stop the access to the data cell, and Corresponding memory is thought in actual use it is possible that the problems such as error in data.Wherein, verifying rule can be by a variety of Mode is set, for example, it is all mutually verification rule that can set with the data for accessing data cell acquisition and the data being stored in, is counted It is to meet verification rule to be read identical with the data being stored according to unit, and for example, if the detection data of deposit are data cell Address, then can set divide the to be checked of the data cell so that whether the data cell region obtained from the data cell belongs to The address realm for surveying memory is verification rule, when the address is not belonging to the address realm, i.e., when data are unsatisfactory for verifying rule, then It can determine that the address date is changed, i.e., it is corresponding interior in the presence of in actual use it is possible that error in data etc. is asked Topic.
It is understood that to the explanation of repeated accesses data cell process in the application, simply with individual data unit Exemplified by, but physical memory detection in, can be one by one data cell repeated accesses or repeat traversal access The total data unit that memory to be detected is divided into.In addition, when dividing data cell, memory can be sequentially divided, Can non-sequentially it be divided by creating the form of one or more chained lists.Also, memory is being detected by cpu cache Cache When, the initial address of first data cell divided or the initial address of each chained list created can be carried out Cacheline is to it, to improve memory detection efficiency.The basic scheme of the application be not required in theory to above-mentioned ins and outs into Row limits, and those skilled in the art can be in actually detected, according to CPU number of equipment, total amount of memory and to detection The each side factors such as accuracy rate, the demand of efficiency are neatly set.
Corresponding to above method embodiment, the application also provides the device that memory is detected under a kind of Boot Loader, referring to Shown in Fig. 3, which can include:
Memory division module 110, for the length according to default detection data, memory to be detected is divided at least one Data cell;
Data memory module 120, for being stored in default detection data in any data cell;
Execution module 130, performs with the step in lower module for circulating, until the data cell meets that bar is completed in detection Part:
Data read module 140, for accessing the data cell, obtains the data wherein stored;
Judgment module 150 is completed, for judging whether the data cell meets to detect completion condition, bar is completed in the detection Part is:The data obtained from the data cell are unsatisfactory for default verification rule or not small to the access times of the data cell In default detection number.
In a kind of embodiment of the application, shown in Figure 4, described device, can also include:
Memory allocating module 160, for according under CPU number of equipment and Boot Loader can detect memory total capacity, The memory is evenly distributed to each CPU;
Length determination modul 170, for for any CPU, determining the default detection data for dividing memory to be detected Length, this it is to be detected in save as the memory for being assigned to the CPU.
In a kind of embodiment of the application, shown in Figure 5, described device, can also include:
Address realm obtains module 180, can detect the address realm of memory under the Boot Loader for obtaining;
Address determination module 190, is the order of each CPU storage allocations, the capacity of the memory to be detected and institute for basis Address realm is stated, determines the initial address and termination address of the memory to be detected;
Address judgment module 210, for judging the initial address and termination address of the memory to be detected, if belong to and obtained Obtain address realm;
Described address judgment module 210, is additionally operable to the feelings for belonging to described address scope in the initial address and termination address Under condition, judge that the address of the memory to be detected is legal.
In a kind of embodiment of the application, the memory division module 110, specifically can be used for:
According to preset address rule, determine after memory to be detected is divided into data cell, the length of data cell region;
According to identified data cell region length, the partition length of data cell is obtained, wherein, partition length is not small In address size;
Memory to be detected is divided into by least one data cell according to partition length;
The data memory module 120, specifically can be used for:
By the address of divided (n-1)th data cell, nth data element is stored in.
In a kind of embodiment of the application, the data obtained from the data cell are unsatisfactory for default school Rule is tested, including:
The data cell region obtained from the data cell, is not belonging to divide the ground of the memory to be detected of the data cell Location scope;
And/or
The data cell region obtained from the data cell is different from being stored in data cell region therein.
The function of unit and effect realizes that process specifically refers to step is corresponded in the above method in above device Realize process, details are not described herein.
For device embodiment, since it corresponds essentially to embodiment of the method, so related part is real referring to method Apply the part explanation of example.Device embodiment described above is only schematical, wherein described be used as separating component The unit of explanation may or may not be physically separate, can be as the component that unit is shown or can also It is not physical location, you can with positioned at a place, or can also be distributed in multiple network unit.Can be according to reality Need to select some or all of module therein to realize the purpose of application scheme.Those of ordinary skill in the art are not paying In the case of going out creative work, you can to understand and implement.
Although this specification includes many specific implementation details, these are not necessarily to be construed as the model for limiting any invention Enclose or scope claimed, and be primarily used for describing the feature of the specific embodiment of specific invention.In this specification Some features described in multiple embodiments can also be combined implementation in single embodiment.On the other hand, in single implementation Various features described in example can also be in various embodiments performed separately or be implemented with any suitable sub-portfolio.This Outside, although feature can work in some combinations and even initially so be claimed as described above, institute is come from One or more of claimed combination feature can be removed from the combination in some cases, and claimed Combination can be directed toward the modification of sub-portfolio or sub-portfolio.
Similarly, although depicting operation in the accompanying drawings with particular order, this is understood not to require these behaviour Make to perform with shown particular order or sequentially carry out or require the operation of all illustrations to be performed, to realize desired knot Fruit.In some cases, it may be advantageous for multitask and parallel processing.In addition, the various system modules in above-described embodiment Separation with component is understood not to be required to such separation in all embodiments, and it is to be understood that described Program assembly and system can be usually integrated in single software product together, or be packaged into multiple software product.
Thus, the specific embodiment of theme has been described.Other embodiment is within the scope of the appended claims. In some cases, the action described in claims can be executed in different order and still realize desired result.This Outside, the processing described in attached drawing and nonessential shown particular order or sequential order, to realize desired result.In some realities In existing, it may be advantageous for multitask and parallel processing.
The foregoing is merely the preferred embodiment of the application, not limiting the application, all essences in the application God and any modification, equivalent substitution, improvement and etc. within principle, done, should be included within the scope of the application protection.

Claims (10)

1. the method for memory is detected under a kind of Boot Loader, it is characterised in that the described method includes:
According to the length of default detection data, memory to be detected is divided at least one data cell;
Default detection data are stored in any data cell, and circulate execution following steps, until the data cell meets to examine Survey completion condition:
The data cell is accessed, obtains the data wherein stored;
Judge whether the data cell meets to detect completion condition, the detection completion condition is:Obtained from the data cell Data be unsatisfactory for default verification rule or to the access times of the data cell not less than default detection number.
2. according to the method described in claim 1, it is characterized in that, the method further includes:
According to the total capacity that can detect memory under CPU number of equipment and Boot Loader, which is evenly distributed to each CPU;
For any CPU, the default detection data length for dividing memory to be detected is determined, which is assigned to The memory of the CPU.
3. according to the method described in claim 2, it is characterized in that, the method further includes:
Obtain the address realm that can detect memory under the Boot Loader;
According to order, the capacity of the memory to be detected and the described address scope for each CPU storage allocations, determine that this is to be detected interior The initial address and termination address deposited;
Judge the initial address and termination address of the memory to be detected, if belong to obtained address realm;
In the case where the initial address and termination address belong to described address scope, judge that the address of the memory to be detected is closed Method.
4. method according to any one of claims 1 to 3, it is characterised in that
The basis presets the length of detection data, and memory to be detected is divided at least one data cell, including:
According to preset address rule, determine after memory to be detected is divided into data cell, the length of data cell region;
According to identified data cell region length, the partition length of data cell is obtained, wherein, partition length is not less than ground Location length;
Memory to be detected is divided into by least one data cell according to partition length;
Described be stored in any data cell presets detection data, including:
By the address of divided (n-1)th data cell, nth data element is stored in.
5. according to the method described in claim 4, it is characterized in that, the data obtained from the data cell be unsatisfactory for it is pre- If verification rule, including:
The data cell region obtained from the data cell, is not belonging to divide the address model of the memory to be detected of the data cell Enclose;
And/or
The data cell region obtained from the data cell is different from being stored in data cell region therein.
6. the device of memory is detected under a kind of Boot Loader, it is characterised in that described device includes:
Memory division module, for the length according to default detection data, at least one data sheet is divided into by memory to be detected Member;
Data memory module, for being stored in default detection data in any data cell;
Execution module, performs with the step in lower module for circulating, until the data cell meets detection completion condition:
Data read module, for accessing the data cell, obtains the data wherein stored;
Judgment module is completed, for judging whether the data cell meets to detect completion condition, the detection completion condition is:From The data obtained in the data cell are unsatisfactory for default verification rule or the access times to the data cell are not less than default inspection Survey number.
7. device according to claim 1, it is characterised in that described device further includes:
Memory allocating module, it is for the total capacity according to detectable memory under CPU number of equipment and Boot Loader, this is interior Deposit and be evenly distributed to each CPU;
Length determination modul, for for any CPU, determining the default detection data length for dividing memory to be detected, being somebody's turn to do The memory for being assigned to the CPU is saved as in be detected.
8. the apparatus of claim 2, it is characterised in that described device further includes:
Address realm obtains module, can detect the address realm of memory under the Boot Loader for obtaining;
Address determination module, for according to the order for each CPU storage allocations, the capacity and described address model of the memory to be detected Enclose, determine the initial address and termination address of the memory to be detected;
Address judgment module, for judging the initial address and termination address of the memory to be detected, if belong to obtained address Scope;
Described address judgment module, is additionally operable to, in the case where the initial address and termination address belong to described address scope, sentence The address of the fixed memory to be detected is legal.
9. device according to any one of claims 1 to 3, it is characterised in that
The memory division module, is specifically used for:
According to preset address rule, determine after memory to be detected is divided into data cell, the length of data cell region;
According to identified data cell region length, the partition length of data cell is obtained, wherein, partition length is not less than ground Location length;
Memory to be detected is divided into by least one data cell according to partition length;
The data memory module, is specifically used for:
By the address of divided (n-1)th data cell, nth data element is stored in.
10. device according to claim 4, it is characterised in that the data obtained from the data cell are unsatisfactory for Default verification rule, including:
The data cell region obtained from the data cell, is not belonging to divide the address model of the memory to be detected of the data cell Enclose;
And/or
The data cell region obtained from the data cell is different from being stored in data cell region therein.
CN201711454510.6A 2017-12-28 2017-12-28 The method and device of memory is detected under a kind of Boot Loader Pending CN108021482A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711454510.6A CN108021482A (en) 2017-12-28 2017-12-28 The method and device of memory is detected under a kind of Boot Loader

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711454510.6A CN108021482A (en) 2017-12-28 2017-12-28 The method and device of memory is detected under a kind of Boot Loader

Publications (1)

Publication Number Publication Date
CN108021482A true CN108021482A (en) 2018-05-11

Family

ID=62072208

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711454510.6A Pending CN108021482A (en) 2017-12-28 2017-12-28 The method and device of memory is detected under a kind of Boot Loader

Country Status (1)

Country Link
CN (1) CN108021482A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109086162A (en) * 2018-08-15 2018-12-25 中国农业银行股份有限公司 A kind of memory diagnosis method and apparatus
CN111273852A (en) * 2018-12-04 2020-06-12 智微科技股份有限公司 Memory block size determination method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101576838A (en) * 2009-05-13 2009-11-11 北京中星微电子有限公司 Method and device for detecting memory
CN103208313A (en) * 2013-04-26 2013-07-17 杭州和利时自动化有限公司 Detection method and detection system
CN105511981A (en) * 2015-11-24 2016-04-20 上海斐讯数据通信技术有限公司 Method for rapidly detecting NAND Flash memory
WO2016101177A1 (en) * 2014-12-24 2016-06-30 华为技术有限公司 Random access memory detection method of computer device and computer device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101576838A (en) * 2009-05-13 2009-11-11 北京中星微电子有限公司 Method and device for detecting memory
CN103208313A (en) * 2013-04-26 2013-07-17 杭州和利时自动化有限公司 Detection method and detection system
WO2016101177A1 (en) * 2014-12-24 2016-06-30 华为技术有限公司 Random access memory detection method of computer device and computer device
CN105511981A (en) * 2015-11-24 2016-04-20 上海斐讯数据通信技术有限公司 Method for rapidly detecting NAND Flash memory

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109086162A (en) * 2018-08-15 2018-12-25 中国农业银行股份有限公司 A kind of memory diagnosis method and apparatus
CN109086162B (en) * 2018-08-15 2021-12-24 中国农业银行股份有限公司 Memory diagnosis method and device
CN111273852A (en) * 2018-12-04 2020-06-12 智微科技股份有限公司 Memory block size determination method

Similar Documents

Publication Publication Date Title
CN101599046B (en) Method and device for detecting memory
CN104468803B (en) A kind of virtual data center method for mapping resource and equipment
CN108009016A (en) A kind of balancing resource load control method and colony dispatching device
CN107894922B (en) RAM resource allocation method
CN109783157A (en) A kind of method and relevant apparatus of algorithm routine load
CN106980571A (en) The construction method and equipment of a kind of test use cases
CN107783812A (en) Virutal machine memory management method and device
CN108021482A (en) The method and device of memory is detected under a kind of Boot Loader
CN107463593A (en) Stock reduces method and its equipment
CN110399217A (en) A kind of memory source distribution method, device and equipment
CN111723020A (en) Method, device and equipment for testing electric energy meter testing software
CN103902419B (en) A kind of cache testing method and device
CN108776631A (en) Server, the method and storage medium for obtaining compatibility test equipment
CN104063307A (en) Software testing method and system
CN107704568A (en) A kind of method and device of test data addition
CN106155910A (en) A kind of methods, devices and systems realizing internal storage access
CN104050189B (en) The page shares processing method and processing device
CN109450806A (en) A kind of flow control methods and device, distributed type assemblies
CN110990207B (en) BPS memory test method, system, terminal and storage medium based on Whitley platform
CN104281587B (en) A kind of method and device for establishing connection
CN108701091A (en) Chance memory for dynamic workload is finely tuned
CN105930260B (en) A kind of system availability test method and device
CN110308865A (en) Storage system, computing system and its operating method
CN107783813A (en) virtual machine monitoring and distribution method and device
CN113254290A (en) Memory particle multidimensional test method, device and system and readable storage medium

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20180511