CN107967230A - I3C circuit arrangements, system and communication means - Google Patents
I3C circuit arrangements, system and communication means Download PDFInfo
- Publication number
- CN107967230A CN107967230A CN201711232483.8A CN201711232483A CN107967230A CN 107967230 A CN107967230 A CN 107967230A CN 201711232483 A CN201711232483 A CN 201711232483A CN 107967230 A CN107967230 A CN 107967230A
- Authority
- CN
- China
- Prior art keywords
- control
- circuit arrangements
- state machine
- stream
- internal state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0016—Inter-integrated circuit (I2C)
Abstract
The present invention relates to integrated circuit fields, a kind of I3C circuit arrangements, system and communication means are provided, the I3C circuit arrangements include internal state machine and control registration module, the control registration module is used for the control stream for obtaining user terminal transmission, when the internal state machine is the state of executable command, I3C bus signals are parsed into by the control command of the internal state machine from the control registration module acquisition control stream and are output to the I3C buses being connected with the I3C circuit arrangements.I3C circuit arrangements, system and communication means provided by the invention, complete the data communication between the master and slave equipment of I3C by control register, the communication between I3C circuit arrangements can be made more flexible, realize the required function of user.
Description
Technical field
The invention belongs to integrated circuit fields, are to be related to a kind of I3C circuit arrangements, system and communication party more specifically
Method.
Background technology
IP core (Intellectual Property Core, abbreviation IP kernel), refers to the chip that one party provides
Design module.Designer can carry out application-specific integrated circuit or or field programmable gate array based on IP kernel
The logical design of (Field-Programmable Gate Array, abbreviation FPGA), to shorten the design cycle, improve design matter
Amount and efficiency.
With IC chip application it is growing, using I2C (Inter-Integrated Circuit) agreement
Equipment its drawback gradually appear, move Industry Processor port (Mobile Industry Processor
Interface, abbreviation MIPI) alliance proposes I3C new standard specifications.There is I3C new standards specification effective reduce to integrate electricity
The physical interface of road chip system, support the advantages of low-power consumption, high data rate and other existing interface protocols.
According to the I3C new standard specifications of MIPI alliances, I3C contains the function of more horn of plenty, has the function of more preferably, control
Register processed can be very good to realize the control of each function, but how with control register realize that the function of I3C agreements is
A problem, can not also do with control register to realize the correlation function of I3C in the prior art.
The content of the invention
To achieve the above object, the present invention provides a kind of I3C circuit arrangements, system and communication means, can use control
Register realizes the communication between I3C equipment and realizes I3C various functions.
What the present invention was realized in：
First aspect present invention provides a kind of I3C circuit arrangements, including internal state machine and control registration module, the control
Registration module processed is used for the control stream for obtaining user terminal transmission, when the internal state machine is the state of executable command, leads to
The control command for crossing the internal state machine from the control registration module acquisition control stream is parsed into I3C bus signals simultaneously
It is output to the I3C buses being connected with the I3C circuit arrangements.
Specifically, the control registration module includes several control registers, the control register is used for according to institute
The species for stating the control command of control stream inputs in corresponding control register respectively.
Specifically, the internal state machine is used to be controlled in registration module accordingly from described according to the order of the control stream
Control register extraction control command be parsed into I3C bus signals and be output to the I3C buses.
Compared with prior art, I3C circuit arrangements provided by the invention, by controlling the control register in registration module
The control stream that user terminal is sent is obtained, controls the control command of stream to input different control respectively according to the difference of its species and deposits
In device；Internal state machine obtains from corresponding control register control command according to its state, and to be parsed into I3C bus signals defeated
Go out to I3C buses, for user without the concern for accurate I3C bus timings, control stream is input in control register can
Realize the various functions of I3C agreements, make the communication between the master and slave equipment of I3C more flexible.
Second aspect of the present invention provides a kind of I3C circuit systems,
Including user terminal, I3C buses and I3C circuit arrangements, the I3C circuit arrangements respectively with user terminal and I3C buses
It is connected；
The I3C circuit arrangements include I3C main equipments and slave device, and the I3C main equipments and/or slave device include inside
State machine and control registration module；
The I3C circuit arrangements, for obtaining the control stream of the user terminal transmission by the control registration module, when
When the internal state machine is the state of executable command, institute is obtained from the control registration module by the internal state machine
The control command for stating control stream is parsed into I3C bus signals and is output to the I3C buses；
The user terminal, flows for sending the control to the I3C circuit arrangements, and according to the control of the control stream
Order is entered data into after the I3C main equipments is input to the slave device by the I3C buses again, or according to described
The control command of control stream is entered data into after the slave device is input to the I3C main equipments by the I3C buses again.
Specifically, the control registration module includes several control registers, the I3C circuit arrangements are used to pass through institute
The control command of the control register storage control stream is stated, is stored in different control respectively according to the species of the control command
Register；Control command is extracted from corresponding control register by internal state machine according to the order of the control stream to parse
Into I3C bus signals and it is output to the I3C buses.
Specifically, the user terminal is additionally operable to extract data from the I3C circuit arrangements, and specified in being flowed with control
Transmission data are compared, if the data of extraction are consistent with the transmission data specified, it is correct to judge that the control stream performs.
Specifically, the control command is the control command of I3C standards, including：Start, stop, sending address, read-write number
According to, interior interrupt requests and hot link.
Compared with prior art, I3C circuit systems provided by the invention, I3C circuit arrangements are obtained by control register
The control stream that user terminal is sent, control command is obtained from control register by internal state machine and is parsed into I3C buses and is believed
Number it is output to I3C buses, user terminal sends control stream to I3C circuit arrangements and data can be realized between the master and slave equipment of I3C
Data communication, user can input different control stream as needed, realize different functions, improve user and design I3C
The flexibility of circuit.
Third aspect present invention provides a kind of communication means of I3C circuits,
The communication means of the I3C circuits comprises the following steps：
I3C circuit arrangements are by controlling registration module to obtain the control stream that user terminal is sent；
The I3C circuit arrangements obtain the state of internal state machine；
When the internal state machine is the state of executable command, the internal state machine obtains the control deposit mould
Control command in the block is parsed into I3C bus signals, is then output to I3C bus signals and is connected with the I3C circuit arrangements
The I3C buses connect.
Ordered specifically, the I3C circuit arrangements store the control by the control register of the control registration module
Order, when the species of the control command is different, the control command is stored in different control registers respectively.
Specifically, the internal state machine obtains control life according to the order of the control stream from corresponding control register
Make and perform.
Compared with prior art, the communication means of I3C circuits provided by the invention, I3C circuit arrangements are deposited by controlling
Device obtains the control stream that user terminal is sent, and the control command during control is flowed inputs different control respectively according to the difference of its species
In register；Internal state machine extracts command analysis according to the state of itself from corresponding control register to be believed into I3C buses
Number I3C buses are output to, it is achieved thereby that the data communication between the master and slave equipment of I3C, user is without the concern for accurate I3C
Bus timing, the various functions of I3C agreements can be realized by control register, pass the information between the master and slave equipment of I3C
It is defeated more flexible.
Brief description of the drawings
To describe the technical solutions in the embodiments of the present invention more clearly, below will be to embodiment or description of the prior art
Needed in attached drawing be briefly described, it should be apparent that, drawings in the following description be only the present invention some
Embodiment, for those of ordinary skill in the art, without having to pay creative labor, can also be according to these
Attached drawing obtains other attached drawings.
Fig. 1 is the structure diagram for the I3C circuit arrangements that one embodiment of the invention provides；
Fig. 2 is the schematic diagram of the state machine of embodiment illustrated in fig. 1；
Fig. 3 is the structure diagram for the I3C circuit systems that further embodiment of this invention provides；
Fig. 4 is the flow chart of the communication means for the I3C circuits that further embodiment of this invention provides.
Wherein, each reference numeral in figure：
10-I3C circuit arrangements；20-I3C buses；30- user terminals；10A-I3C main equipments；10B- slave devices；101- is controlled
Registration module；102- internal state machines.
Embodiment
In order to which technical problems, technical solutions and advantages to be solved are more clearly understood, tie below
Accompanying drawings and embodiments are closed, the present invention will be described in further detail.It should be appreciated that specific embodiment described herein is only
To explain the present invention, it is not intended to limit the present invention.
Please refer to Fig.1, it illustrates the structure diagram of I3C circuit arrangements provided in an embodiment of the present invention.
I3C circuit arrangements 10 include：Control registration module 101 and internal state machine 102.
Wherein, I3C circuit arrangements 10 are connected with I3C buses 20, can be main equipment and slave device, it should be understood that
That main equipment here is the main equipment for supporting I3C agreements, slave device can be support I3C agreements slave device or
I3C buses can be compatible I2C slave devices or it is other can be the bus compatible slave devices of I3C.
Registration module 101 is controlled, for obtaining the control stream of user terminal transmission, wherein, user terminal can be processor
Can be software, control stream can be multigroup control command that processor either software is inputted to control registration module 101, use
Data communication or other functions between the master and slave equipment of I3C is realized.
When the control command of control stream is not performed, the control command not being performed is stored in by I3C circuit arrangements 10
Control in registration module 101.
Internal state machine 102 can reflect the state of I3C circuit arrangements 10, including：Start (START), send address
(ADDRESS), data (DATA), idle (IDLE) are read and write and stops these states such as (STOP), is please referred to Fig.2, it illustrates
The schematic diagram of the state machine 10 of I3C circuit arrangements.
The state of 102 executable command of internal state machine refers to that internal state machine is in idle condition or carries out state
When redirecting, redirecting for 102 state of internal state machine is redirected according to I3C agreements, for example, internal state machine 102 is from ground
When location (ADDRESS) redirects state, obtain next control command in will being flowed from control and perform.
When internal state machine 102 state be executable command state when, internal state machine 102 from control registration module
The control command obtained in 101 in control stream is parsed into I3C bus signals and is output to I3C buses 20.
As a kind of embodiment, the control command for controlling stream is the instruction that I3C is supported, including：Start (START), stop
Only (STOP), transmission address (ADDRESS), read-write data (DATA), interior interrupt (IBI) are asked and are thermally connected (HOT-JOIN) etc.
The function that I3C is supported.User can control stream, it is possible to realize phase according to the needs of oneself according to the Standard compilation of I3C agreements
The function of answering.
For example, user can write in the following way in the control stream input I3C circuit arrangements 10 of data write-in from
And realize the function of data write-in：
(1) initiation command is set；
(2) input value (i.e. 7 slave device addresses and 1 read-write position) of main equipment is set；
(3) input value (i.e. 8 slave device register address) of main equipment is set；
(4) input value (i.e. 8 data) of main equipment is set；
(5) repeat step (4) can send multiple data；
(6) set and cease and desist order.
For another example user can write in the control stream input I3C circuit arrangements 10 of digital independent in the following way
So as to fulfill the function of digital independent：
(1) initiation command is set；
(2) input value (i.e. 7 slave device addresses and 1 read-write position) of main equipment is set；
(3) input value (i.e. 8 slave device register address) of main equipment is set；
(4) input value (i.e. 7 slave device addresses and 1 read-write position) of main equipment is set；
(5) input value (i.e. 8 data) of slave device is set；
(6) repeat step (5) can receive multiple data；
(7) set and cease and desist order.
As a kind of embodiment, control registration module 101 includes several control registers, these control registers are used
In the different types of control command of storage, such as：Start (START) order, send address (ADDRESS) order, read-write data
(DATA) these different control commands are ordered all to be put into different control registers.
When internal state machine 102 is the state of executable command, internal state machine 102 is from control registration module 101
In corresponding control register obtain and control command and be parsed into I3C bus signals and be output to I3C buses 20, wherein, carry
The order for taking control command is the order that control command is original in being flowed according to control, and control stream is the order volume according to I3C agreements
The control command write.
As a kind of embodiment, the control command in control stream is to marked order to be stored in control register respectively again
, when internal state machine 102, which extracts, orders, found in all control registers, find the control life of next order
Make and perform.
As a kind of embodiment, when needing to carry out data read-write operation by I3C buses 20 between master and slave equipment,
According to the order of control stream, data are transferred to slave device from main equipment by I3C buses 20, or data pass through from slave device
I3C buses 20 are transferred to main equipment.
When slave device 10B is multiple, the control stream that user terminal is write can add the address of slave device wherein, so that
Corresponding function can be completed to specified slave device；It should be appreciated that when slave device only has one, control that user writes
System stream also includes the address of slave device, and the communication of data could be carried out with slave device.
I3C circuit arrangements provided in an embodiment of the present invention, by controlling the control register in registration module to obtain user
The control stream sent is held, controls the control command of stream to be inputted respectively in different control registers according to the difference of its species；It is interior
Portion's state machine, which according to its state from corresponding control register obtains control command and is parsed into I3C bus signals, is output to I3C
Bus, user can be without considering accurate I3C bus timings, and control stream, which is input in control register, can realize I3C
The various functions of agreement, make the communication between the master and slave equipment of I3C more flexible.
Please refer to Fig.3, it illustrates the structure diagram of I3C circuit systems provided in an embodiment of the present invention.
I3C circuit systems include：I3C circuit arrangements 10, I3C buses 20 and user terminal 30, I3C circuit arrangements 10 respectively with
I3C buses 20 are connected with user terminal 30.
I3C circuit arrangements 10 are included in I3C main equipments 10A and slave device 10B, I3C main equipment 10A and/or slave device 10B
Including control registration module 101 and internal state machine 102, wherein, I3C main equipments 10A is that the master for supporting I3C bus protocols sets
Standby, slave device 10B can be that the slave device of support I3C bus protocols can also only support a slave device for I2C bus protocols.
I3C circuit arrangements 10, for by controlling registration module 101 to obtain the control stream that user terminal 30 is sent.
As a kind of embodiment, the control command for controlling stream is the instruction that I3C is supported, including：Start (START), stop
Only (STOP), transmission address (ADDRESS), read-write data (DATA), interior interrupt (IBI) are asked and are thermally connected (HOT-JOIN) etc.
The function that I3C is supported.User can be input to control according to the Standard compilation control stream of I3C agreements and post according to the needs of oneself
In storing module 101, it is possible to realize corresponding function.
When the state of internal state machine 102 is the state of executable command, I3C circuit arrangements 10 pass through internal state machine
102, from the control commands in the control stream that control registration module 101 obtains that user terminal sends, are parsed into I3C bus signals and defeated
Go out to I3C buses 20, it should be appreciated that when the slave device in I3C circuit arrangements 10 is the slave device of only support I2C agreements
When, internal state machine 102 is to be parsed into I2C bus signals from the control acquisition of registration module 101 control command to be output to I3C buses
20, I2C bus signals by I3C buses 20 compatibility.
Wherein, the state of internal state machine 102 refers to that internal state machine 102 is in idle shape for the state of executable command
State carries out when redirecting of state, and redirecting for 102 state of internal state machine is redirected according to I3C agreements.
User terminal 30, for sending control stream to I3C circuit arrangements 10, and it is according to the control command of control stream that data are defeated
Enter to I3C main equipments 10A and slave device 10B be transported to by I3C buses 20 again, or according to control command enter data into from
I3C main equipments 10A is transported to by I3C buses 20 again after equipment 10B.
For example, when I3C main equipments 10A writes data to slave device 10B, user terminal 30 is first inputted to I3C main equipments 10A
Data are output to slave device 10B by data further according to control command by I3C buses 20.
In another example when I3C main equipments 10A reads data to slave device 10B, user terminal 30 is first inputted to slave device 10B
Data are output to I3C main equipments 10A by data further according to control command by I3C buses 20.
Control registration module 101 in I3C circuit arrangements 10 includes several control registers, these control registers
For storing different types of control command, such as：Start (START) order, send address (ADDRESS) order, read-write number
These different types of control commands are ordered all to be put into different control registers according to (DATA).
When the internal state machine 102 in I3C circuit arrangements 10 is the state of executable command, internal state machine 102 is
Control command is obtained from the corresponding control register in control registration module 101 and is parsed into I3C bus signals and is output to
I3C buses 20, wherein, the order for extracting control command is the original order of control command in being flowed according to control, control stream be by
The control command write according to the order of I3C agreements.
As a kind of embodiment, the control command in control stream is to marked order to be stored in control register respectively again
, when internal state machine 102, which extracts, orders, found in all control registers, find the control life of next order
Make and perform.
When the slave device in I3C circuit arrangements 10 is two or more, the control stream that user terminal 30 is write can be wherein
The address of slave device is added, so as to complete corresponding function to specified slave device；It should be appreciated that when slave device is
At one, the control stream that user writes also includes the address of slave device, and the communication of data could be carried out with slave device.
As a kind of embodiment, user terminal 30 is additionally operable to extract data from I3C circuit arrangements 10, and with controlling in stream
The transmission data specified are compared, if the data of extraction are consistent with the transmission data specified, are judged as that the control stream is held
Row is correct.
For example, when I3C main equipments 10A to slave device 10B write data when, user terminal by extracting data in slave device 10B,
If the data of extraction are consistent with the data that I3C main equipments 10A is transmitted, it is correct to can be determined that control stream performs, can so test
Demonstrate,prove the function of transmission.
I3C circuit systems provided in an embodiment of the present invention, I3C circuit arrangements obtain user terminal by control register and send
Control stream, control command obtained from control register by internal state machine and is parsed into I3C bus signals be output to I3C
Bus, user terminal can realize the data communication between the master and slave equipment of I3C to I3C circuit arrangements transmission control stream and data,
User can input different control stream as needed, realize different functions, improve user and design the flexible of I3C circuits
Property.
Please refer to Fig.4, it illustrates the flow chart of the communication means of I3C circuits provided in an embodiment of the present invention.
Step S301, I3C circuit arrangement 10 is by controlling registration module 101 to obtain the control stream that user terminal 30 is sent.
Wherein, the control command for controlling stream is the instruction that I3C is supported, including：Start (START), stop (STOP), send
Address (ADDRESS), read-write data (DATA), the interior work(for interrupting (IBI) request and being thermally connected the support such as (HOT-JOIN) I3C
Energy.User can be input in control registration module 101 according to the needs of oneself according to the Standard compilation control stream of I3C agreements,
It can realize corresponding function.
When the species for the control command that user terminal 30 is sent is different, I3C circuit arrangements 10 are by controlling in registration module 101
Several control registers be stored in respectively in different control registers according to the species of control command.
Such as：Start (START) order, transmission address (ADDRESS) is ordered, read-write data (DATA) order these different
The control command of species is all put into different control registers.
Step S302, I3C circuit arrangement 10 obtains the state of internal state machine 102.
I3C circuit arrangements 10 are connected with I3C buses 20, and the state of internal state machine 102 can be by internal state machine 102
The conversion of the low and high level of SDA (data cable) in I3C buses 20 obtains.
Step S303, judge internal state machine 102 state whether be executable command state.
The state of internal state machine 102 for executable command state refer to internal state machine 102 be in idle condition or
Person carries out when redirecting of state, and redirecting for 102 state of internal state machine is redirected according to I3C agreements.
When the state of internal state machine 102 is the state of executable command, then S304 is entered step, otherwise return to step
S302 continues waiting for the state transition of internal state machine 102.
Step S304, internal state machine 102 obtain control command from control registration module 101 and are parsed into I3C buses
Signal.
Internal state machine 102 is according to the order of the control command of control stream from the corresponding control in control registration module 101
Control command is extracted in register processed and is parsed into I3C bus signals, wherein, the order for extracting control command is flowed according to control
The original order of middle control command, control stream is the control command write according to the order of I3C agreements.
As a kind of embodiment, the control command in control stream is to marked order to be stored in control register respectively again
, when internal state machine 102, which extracts, orders, found in all control registers, find the control life of next order
Make and perform.
As a kind of embodiment, when the control command for controlling the control register in registration module 101 to store is extracted
Afterwards, control register removes the control command automatically.
I3C bus signals are output to I3C buses 20 by step S305, I3C circuit arrangement 10.
I3C bus signals are output to connected I3C buses 20 by I3C circuit arrangements 10, completion start (START),
Stop (STOP), send address (ADDRESS), read-write data (DATA), interior interruption (IBI) request and be thermally connected (HOT-JOIN)
The function of being supported Deng I3C.
When the slave device 10B in I3C circuit arrangements 10 is multiple, the control stream that user terminal 30 is write can add wherein
Enter the address of slave device, so as to complete corresponding function to specified slave device, it should be appreciated that when slave device is one
When a, the control stream that user writes also includes the address of slave device, and the communication of data could be carried out with slave device.
When carrying out the transmission of data, data are sent to I3C main equipments 10A from user terminal 30 and are passed again by I3C buses 20
It is defeated to arrive slave device 10B, or data are sent to slave device 10B from user terminal 30 and are transferred to I3C main equipments by I3C buses 20 again
10A。
The communication means of I3C circuits provided in an embodiment of the present invention, I3C circuit arrangements obtain user by control register
The control stream sent is held, controls the control command in stream to be inputted respectively in different control registers according to the difference of its species；
Internal state machine extracts command analysis from corresponding control register according to the state of itself and is output into I3C bus signals
I3C buses, it is achieved thereby that the data communication between the master and slave equipment of I3C, user without the concern for accurate I3C bus timings,
The various functions of I3C agreements can be realized by control register, transmit the information between the master and slave equipment of I3C cleverer
It is living.
The foregoing is merely illustrative of the preferred embodiments of the present invention, is not intended to limit the invention, all essences in the present invention
All any modification, equivalent and improvement made within refreshing and principle etc., should all be included in the protection scope of the present invention.
Claims (10)
- A kind of 1. I3C circuit arrangements, it is characterised in that including internal state machine and control registration module, the control deposit mould Block is used for the control stream for obtaining user terminal transmission, when the internal state machine is the state of executable command, by described interior Portion's state machine from it is described control registration module obtain it is described control stream control command be parsed into I3C bus signals and be output to The I3C buses of the I3C circuit arrangements connection.
- 2. I3C circuit arrangements as claimed in claim 1, it is characterised in that the control registration module is controlled including several Register, the control register are used to input corresponding control deposit respectively according to the species of the control command of the control stream In device.
- 3. I3C circuit arrangements as claimed in claim 2, it is characterised in that the internal state machine is used for according to the control The order of stream corresponding control register extraction control command from the control registration module is parsed into I3C bus signals and defeated Go out to the I3C buses.
- A kind of 4. I3C circuit systems, it is characterised in that including user terminal, I3C buses and I3C circuit arrangements, the I3C circuits Equipment is connected with user terminal and I3C buses respectively；The I3C circuit arrangements include I3C main equipments and slave device, and the I3C main equipments and/or slave device include internal state Machine and control registration module；The I3C circuit arrangements, for obtaining the control stream of the user terminal transmission by the control registration module, when described When internal state machine is the state of executable command, the control is obtained from the control registration module by the internal state machine The control command of system stream is parsed into I3C bus signals and is output to the I3C buses；The user terminal, flows for sending the control to the I3C circuit arrangements, and according to the control command of the control stream Enter data into after the I3C main equipments and the slave device is input to by the I3C buses again, or according to the control The control command of stream enters data into after the slave device and is input to the I3C main equipments by the I3C buses again.
- 5. I3C circuit systems as claimed in claim 4, it is characterised in that the control registration module is controlled including several Register, the I3C circuit arrangements are used for the control command that the control stream is stored by the control register, according to described The species of control command is respectively with the different control register of deposit；By internal state machine according to it is described control stream order from The control command is extracted in corresponding control register to be parsed into I3C bus signals and be output to the I3C buses.
- 6. I3C circuit systems as claimed in claim 5, it is characterised in that the user terminal is additionally operable to set from the I3C circuits Standby middle extraction data, and compared with the transmission data specified in being flowed with control, if the data of extraction and the transmission data specified Unanimously, then it is correct to judge that the control stream performs.
- 7. the I3C circuit systems based on control register as claimed in claim 6, it is characterised in that the control command is The control command of I3C standards, including：Start, stop, sending address, read-write data, interior interrupt requests and hot link.
- 8. a kind of communication means of I3C circuits, it is characterised in that the communication means of the I3C circuits comprises the following steps：I3C circuit arrangements are by controlling registration module to obtain the control stream that user terminal is sent；The I3C circuit arrangements obtain the state of internal state machine；When the internal state machine is the state of executable command, the internal state machine is obtained in the control registration module Control command be parsed into I3C bus signals, I3C bus signals are then output to what is be connected with the I3C circuit arrangements I3C buses.
- 9. the communication means of I3C circuits as claimed in claim 8, it is characterised in that the I3C circuit arrangements pass through the control The control register of registration module processed stores the control command, when the species of the control command is different, the control life Order is stored in different control registers respectively.
- 10. the communication means of I3C circuits as claimed in claim 9, it is characterised in that the internal state machine is according to the control The order for making stream obtains control command from corresponding control register and performs.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711232483.8A CN107967230A (en) | 2017-11-30 | 2017-11-30 | I3C circuit arrangements, system and communication means |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711232483.8A CN107967230A (en) | 2017-11-30 | 2017-11-30 | I3C circuit arrangements, system and communication means |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107967230A true CN107967230A (en) | 2018-04-27 |
Family
ID=61999279
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711232483.8A Pending CN107967230A (en) | 2017-11-30 | 2017-11-30 | I3C circuit arrangements, system and communication means |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107967230A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110489361A (en) * | 2019-07-31 | 2019-11-22 | 广东高云半导体科技股份有限公司 | The I3C interface circuit of compatible SRAM bus |
| CN113424498A (en) * | 2019-02-07 | 2021-09-21 | 罗伯特·博世有限公司 | System component with configurable communication behavior and method for operating such a system component |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1633128A (en) * | 2004-12-31 | 2005-06-29 | 北京中星微电子有限公司 | A communication transmission control device and method for implementing communication protocol control |
| CN101866308A (en) * | 2009-08-06 | 2010-10-20 | 浙江大学 | FPGA expansion based Picosat house-keeping system |
| CN102023953A (en) * | 2009-09-17 | 2011-04-20 | 研祥智能科技股份有限公司 | Control method of system having many inter-integrated circuit (I2C) buses |
| CN103440216A (en) * | 2013-08-22 | 2013-12-11 | 深圳市汇顶科技股份有限公司 | Chip and method for debugging MCU through I2C slave unit |
| CN103714036A (en) * | 2013-12-20 | 2014-04-09 | 武汉精立电子技术有限公司 | I2C multiplexer supporting batch reading verification and control method |
-
2017
- 2017-11-30 CN CN201711232483.8A patent/CN107967230A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1633128A (en) * | 2004-12-31 | 2005-06-29 | 北京中星微电子有限公司 | A communication transmission control device and method for implementing communication protocol control |
| CN101866308A (en) * | 2009-08-06 | 2010-10-20 | 浙江大学 | FPGA expansion based Picosat house-keeping system |
| CN102023953A (en) * | 2009-09-17 | 2011-04-20 | 研祥智能科技股份有限公司 | Control method of system having many inter-integrated circuit (I2C) buses |
| CN103440216A (en) * | 2013-08-22 | 2013-12-11 | 深圳市汇顶科技股份有限公司 | Chip and method for debugging MCU through I2C slave unit |
| CN103714036A (en) * | 2013-12-20 | 2014-04-09 | 武汉精立电子技术有限公司 | I2C multiplexer supporting batch reading verification and control method |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113424498A (en) * | 2019-02-07 | 2021-09-21 | 罗伯特·博世有限公司 | System component with configurable communication behavior and method for operating such a system component |
| CN113424498B (en) * | 2019-02-07 | 2023-07-04 | 罗伯特·博世有限公司 | System component with configurable communication behavior and method for operating such a system component |
| CN110489361A (en) * | 2019-07-31 | 2019-11-22 | 广东高云半导体科技股份有限公司 | The I3C interface circuit of compatible SRAM bus |
| CN110489361B (en) * | 2019-07-31 | 2020-08-25 | 广东高云半导体科技股份有限公司 | I3C interface circuit compatible with SRAM bus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101725536B1 (en) | Device, method and system for operation of a low power phy with a pcie protocol stack | |
| CN100568211C (en) | Realize method and the device of a plurality of I2C of visit with programming device from device | |
| CN107992390B (en) | Chip debugging method based on-chip bus | |
| JP2005228311A (en) | Bus system based on open type core protocol | |
| CN108255776B (en) | I3C master device compatible with APB bus, master-slave system and communication method | |
| CN107861893B (en) | I3C is verified from equipment, the authentication system and method for master-slave equipment | |
| CN103559152A (en) | Device and method for CPU (central processing unit) to access local bus on basis of PCIE (peripheral component interface express) protocol | |
| US20080059669A1 (en) | Method and Apparatus for Enhancing Data Rate of Advanced Micro-Controller Bus Architecture | |
| CN101859289A (en) | Off-chip memory access controller | |
| CN107908589A (en) | I3C verifications slave device, the authentication system and method for master-slave equipment | |
| CN105281433A (en) | Distribution terminal communication system | |
| CN104714907B (en) | A kind of pci bus is converted to ISA and APB bus design methods | |
| CN107967230A (en) | I3C circuit arrangements, system and communication means | |
| CN103729165A (en) | PCI (peripheral component interconnect) slave unit core control module applied to high-speed motion control system | |
| CN103246623B (en) | SOC calculates device extension system | |
| CN104657297A (en) | Computing equipment expanding system and expanding method | |
| CN108228517B (en) | I3C circuit arrangement, system and communication means | |
| CN110046119A (en) | Serial interface management method, system and serial ports structure and storage medium mostly between control between more controls | |
| CN219574799U (en) | Multi-bus bridge based on AMBA bus and system on chip thereof | |
| CN104866640A (en) | Full FIFO (first in, first out) circuit design method and universal test bench of method | |
| CN111510363A (en) | Slave station conversion device based on MODBUS protocol and control method thereof | |
| CN104572515B (en) | Tracking module, method, system and on-chip system chip | |
| CN113496108B (en) | CPU model applied to simulation | |
| CN109725621A (en) | A kind of secondary bus program based on 1553B bus and CAN bus is in line writing method | |
| CN108055460A (en) | High rate burst communication and acquisition system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 510000 room 1001, science Avenue, Whampoa District, Guangzhou, Guangdong, 1001 Applicant after: Guangdong high cloud semiconductor technologies limited company Address before: 528000 Ronggui Street Office, Shunde District, Foshan City, Guangdong Province Applicant before: Guangdong high cloud semiconductor technologies limited company |
|
| CB02 | Change of applicant information | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180427 |
|
| RJ01 | Rejection of invention patent application after publication |