CN107947777A - Reset circuit and optical module, the ONT Optical Network Terminal of optical module - Google Patents
Reset circuit and optical module, the ONT Optical Network Terminal of optical module Download PDFInfo
- Publication number
- CN107947777A CN107947777A CN201711156077.8A CN201711156077A CN107947777A CN 107947777 A CN107947777 A CN 107947777A CN 201711156077 A CN201711156077 A CN 201711156077A CN 107947777 A CN107947777 A CN 107947777A
- Authority
- CN
- China
- Prior art keywords
- charge
- reset circuit
- signal
- unit
- optical module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/567—Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Electronic Switches (AREA)
- Optical Communication System (AREA)
Abstract
Present invention is disclosed reset circuit and optical module, the ONT Optical Network Terminal of a kind of optical module, belong to computer, optical module, ONT Optical Network Terminal, electronic technology field.The reset circuit of the optical module includes：Charge/discharge unit and first switch unit, wherein, the charge and discharge process of the charge/discharge unit is controlled by the saltus step of signal in place, the break-make of the first switch unit is controlled by the charge and discharge process of the charge/discharge unit, control signal is generated by the break-make of the first switch unit, by the low level in the control signal after controlling the PHY chip to reset, the low level is upgraded to high level.In addition, additionally provide a kind of optical module, ONT Optical Network Terminal.Reset circuit and optical module, the ONT Optical Network Terminal of above-mentioned optical module easily can reset PHY chip, and not influence its normal work after PHY chip reset.
Description
Technical field
The present invention relates to Computer Applied Technology field, more particularly to a kind of reset circuit and optical module, ONT Optical Network Terminal.
Background technology
In practical applications, the signal in place of optical module is high level in initial power-on, when optical module itself is completed just
After beginningization, saltus step is low level by signal in place, exports the PHY chip to rear stage.But since hot plug and signal in place are jumped
Situations such as change, the clutter of voltage will inevitably occur, so that producing PHY chip the possibility of abnormal state occurs.Therefore, need
PHY chip is resetted, PHY chip is worked normally after resetting.
At present, re-powered again after directly being powered off typically by increase MCU reading level changes or by PHY chip, it is real
Now to the reset of PHY chip.However, increase MCU will cause circuit structure complicated, and need to increase extra software and controlled
System, add the complexity of design cost and circuit, and re-powered again after PHY chip is directly powered off will cause to operate it is numerous
It is trivial, so as to can not easily be resetted to PHY chip.
The content of the invention
In order to solve the technical problem that can not be easily resetted in correlation technique to PHY chip, the present invention provides
A kind of reset circuit and optical module, ONT Optical Network Terminal.
First aspect, there is provided a kind of reset circuit, the reset circuit is by receiving the jump of signal in place in optical module
Become, the PHY chip that generation control signal pair is connected with the optical module carries out reset control, and the reset circuit includes：Charge and discharge
Electric unit and first switch unit, wherein,
The charge and discharge process of the charge/discharge unit is controlled by the saltus step of signal in place；
The break-make of the first switch unit is controlled by the charge and discharge process of the charge/discharge unit, is opened by described first
Close the break-make generation control signal of unit；
By the low level in the control signal after controlling the PHY chip to reset, the low level is upgraded to high electricity
It is flat.
Second aspect, there is provided a kind of optical module or ONT Optical Network Terminal, the optical module or ONT Optical Network Terminal include such as first
Reset circuit described in aspect.
The technical solution provided by the embodiment of the present invention can obtain following beneficial effect：
Reset circuit, by the saltus step of signal in place, is controlled and filled in reset circuit after the signal in place of optical module is received
The charge and discharge process of discharge cell, and then the break-make of first switch unit is controlled, control signal is generated, by control signal
Low level control PHY chip is resetted, and after PHY chip reset, the low level in control signal is upgraded to high level,
Avoid PHY chip from being constantly in reset state, make PHY chip reset after the control signal of reset circuit do not influence PHY chip
Normal work.Thus, by the reset circuit, extra software control need not be increased in optical module, or by PHY chip
Directly re-powered again after power-off, just easy can rapidly realize and PHY chip is resetted, the not shadow after PHY chip resets
While ringing its normal work, the design cost resetted to PHY chip and circuit complexity are greatly reduced.
It should be appreciated that the general description and following detailed description of the above are only exemplary, the present invention and from
Limitation.
Brief description of the drawings
Attached drawing herein is merged in specification and forms the part of this specification, shows the implementation for meeting the present invention
Example, and for explaining the principle of the present invention together with specification.
Fig. 1 is a kind of structure diagram of the reset circuit of optical module according to an exemplary embodiment.
Fig. 2 is the structure diagram for the reset circuit that another optical module for implementing to exemplify is corresponded to according to Fig. 1.
Fig. 3 is the structure diagram for the reset circuit that another optical module for implementing to exemplify is corresponded to according to Fig. 1.
Fig. 4 is the structure diagram for the reset circuit that another optical module for implementing to exemplify is corresponded to according to Fig. 1.
Fig. 5 is the structure diagram of the reset circuit of the optical module according to an exemplary embodiment.
Fig. 6 is the input signal and the oscillogram of output signal of reset circuit.
Wherein, the reference numerals are as follows：OP, operational amplifier；R1, first resistor；R2, second resistance；R3, the 3rd electricity
Resistance；R4, the 4th resistance；R5, the 5th resistance；R6, the 6th resistance；C1, capacitance；Q1, Q2, triode.
Embodiment
Here exemplary embodiment will be illustrated in detail, its example is illustrated in the accompanying drawings.Following exemplary is implemented
Embodiment described in example does not represent all embodiments consistent with the present invention.On the contrary, they are only and such as institute
The example of the consistent apparatus and method of described, of the invention some aspects in attached claims.
Fig. 1 is a kind of structure diagram of the reset circuit of optical module according to an exemplary embodiment, resets electricity
Road, by the saltus step of low level to high level, generates what control signal pair was connected with optical module by receiving signal in place in optical module
PHY chip carries out reset control.The reset circuit includes charge/discharge unit 2 and first switch unit 1.Charge/discharge unit 2 fills
Discharge process is controlled by the saltus step of signal in place, and the break-make of first switch unit 1 is controlled by the discharge and recharge of charge/discharge unit 2
Journey, control signal is generated by the break-make of first switch unit 1.Resetted by the low level in control signal in control PHY chip
Afterwards, low level is upgraded to high level.
Reset circuit is after the signal in place of optical module is received, the saltus step by signal in place by low level to high level,
And then control the break-make of first switch unit 1, generate control signal, by the low level control PHY chip in control signal into
Row resets, and after PHY chip reset, the low level in control signal is upgraded to high level, avoids PHY chip from being constantly in
Reset state, make PHY chip reset after the control signal of reset circuit do not influence the normal work of PHY chip.It is multiple by this
Position circuit, re-powers again after PHY chip directly need not be powered off in optical module, or the software control that increase is extra, just
It easy can rapidly realize the reset to PHY chip, while not influencing its normal work after PHY chip reset, drop significantly
The low design cost resetted to PHY chip and circuit complexity.
Fig. 2 is a kind of structure diagram of the reset circuit of optical module according to an exemplary embodiment, the reset
Circuit includes second switch unit 3, charge/discharge unit 2 and first switch unit 1.The break-make of second switch unit 3 is controlled by
Position signal, output signal control charge/discharge unit 2 is generated according to the break-make of second switch unit.Charge/discharge unit 2 is opened second
The lower progress discharge and recharge of output signal control of unit 3 is closed, the break-make of first switch unit 1 is controlled by the charge and discharge of charge/discharge unit 2
Electric process, control signal is generated by the break-make of first switch unit 1.By the low level in control signal in control PHY chip
After reset, low level is upgraded to high level.
Reset circuit is after the signal in place of optical module is received, by signal in place by high level to low level saltus step,
The charge and discharge process of charge/discharge unit 2 in reset circuit is controlled, and then controls the break-make of first switch unit 1, generation control letter
Number, resetted by the low level control PHY chip in control signal, and after PHY chip reset, by control signal
Low level be upgraded to high level, avoid PHY chip from being constantly in reset state, make PHY chip reset after reset circuit control
Signal processed does not influence the normal work of PHY chip.By the reset circuit, extra software control need not be increased in optical module
System, or re-powered again after PHY chip is directly powered off, PHY chip is resetted with regard to easy can rapidly realize,
While PHY chip does not influence its normal work after resetting, the design cost and electricity resetted to PHY chip is greatly reduced
Road complexity.
Optionally, Fig. 3 is the reset circuit that another optical module for implementing to exemplify is corresponded to according to Fig. 1, as shown in figure 3,
The reset circuit further includes partial pressure unit 4, and partial pressure unit 4 is connected with charge/discharge unit 2, for input to charge/discharge unit 2
Input signal carry out partial pressure.Partial pressure unit 4 is connected with charge/discharge unit 2, for carrying out partial pressure to signal in place, obtains partial pressure
Signal.
Optionally, partial pressure unit 4 can also be connected with second switch unit 3, for carrying out partial pressure to signal in place, be obtained
Voltage division signal.
Partial pressure is carried out to signal in place by partial pressure unit 4, the input signal of input to second switch unit 3 is more accorded with
Its circuit requirement is closed, the switching function of second switch unit 3 is better achieved.
By partial pressure unit 4 to signal in place carry out partial pressure, make the input range bigger to signal in place, reduce to
The input requirements of position signal.
Optionally, Fig. 4 is the reset circuit that another optical module for implementing to exemplify is corresponded to according to Fig. 1, as shown in figure 4,
The reset circuit further includes voltage regulation unit 5, and voltage regulation unit 5 is used to carry out voltage stabilizing to the input signal inputted to charge/discharge unit 2
Isolation.
In a specific exemplary embodiment, voltage regulation unit 5 is operational amplifier.The positive input terminal of operational amplifier is used
Signal in place is inputted in receiving；The output terminal of operational amplifier is connected with the input terminal of second switch unit 3, and operational amplifier
Output signal feed back to the negative input end of operational amplifier.By the way that operational amplifier is formed unity gain buffer structure,
Voltage stabilizing isolation is carried out to the signal in place of input.
Signal in place first passes through operational amplifier, since operational amplifier has the input resistance of super large, in signal in place
From the point of view of prime output, equivalent to by signal output in place to infinitely great resistance, similar to open circuit, it is ensured that prime exports
Signal in place from late-class circuit influence.
In an exemplary embodiment, second switch unit 3 includes second switch pipe, and signal in place is by second switch pipe
Input terminal input, to control the break-make of second switch pipe；The output terminal of second switch pipe is connected with charge/discharge unit 2, with root
Discharge and recharge is carried out according to the break-make generation output signal control charge/discharge unit 2 of second switch pipe.
Optionally, second switch pipe is triode Q2, the input terminal of the base stage of triode Q2 as second switch pipe, hair
Emitter-base bandgap grading is connected to ground, output terminal of the collector as second switch pipe.
In an exemplary embodiment, first switch unit 1 includes first switch pipe, the input terminal of first switch pipe with
Charge/discharge unit 2 is connected, so that the break-make of first switch pipe is controlled by the charge and discharge process of charge/discharge unit 2, first switch pipe
Output terminal output control signal.
Optionally, first switch pipe is triode Q1, the input terminal of the base stage of triode Q1 as first switch pipe, three
The emitter of pole pipe Q1 is connected to ground, the output terminal of the collector of triode Q1 as first switch pipe.
Fig. 5 is the structure diagram of the reset circuit of the optical module according to an exemplary embodiment.As shown in figure 5,
The reset circuit includes voltage regulation unit 5, partial pressure unit 4, second switch unit 3, charge/discharge unit 2, first switch unit 1, the
Three resistance R3 and the 6th resistance R6.
Voltage regulation unit 5 includes operational amplifier OP.The positive input terminal of operational amplifier OP receives signal in place；Operation amplifier
The negative input end of device OP is connected with output terminal, forms unity gain buffer structure, and be connected with partial pressure unit 4.
Partial pressure unit 4 includes first resistor R1 and second resistance R2, and first resistor R1 and second resistance R2 are sequentially connected in series, the
The other end of one resistance R1 is connected as the input terminal of partial pressure unit with the output terminal of operational amplifier OP, first resistor R1 and
Output terminal of the tie point as partial pressure unit 4 between two resistance R2, is connected with the input terminal of second switch unit 3.
Second switch unit 3 is triode Q2, between the base stage connection first resistor R1 and second resistance R2 of triode Q2
Tie point, the emitter of triode Q2 is connected to ground, and the collector of triode Q2 is connected with 3rd resistor R3,3rd resistor R3
The other end be connected with power supply.
Charge/discharge unit 2 includes capacitance C1, the 4th resistance R4 and the 5th resistance R5 being sequentially connected in series, the other end of capacitance C1
The collector of connecting triode Q1, the other end of the 5th resistance R5 are connected to ground, and R5 also also functions to the effect of partial pressure at the same time.
First switch unit 1 is triode Q1, between base stage connection the 4th resistance R4 and the 5th resistance R5 of triode Q1
Tie point, the emitter of triode Q1 is connected to ground, and the collector of triode Q1 is connected with the 6th resistance R6, the 6th resistance R6
The other end be connected with power supply, the tie point output control signal between the collector of triode Q1 and the 6th resistance R6.
Illustrate the operation principle of the present invention below in conjunction with Fig. 5.
When the signal Absent in place of optical module is high level, pass through operational amplifier OP voltage stabilizings output and signal in place
High level equal Absent, due to the input resistance for having super large of operational amplifier OP, comes in the prime output of signal in place
See, equivalent to by signal output in place to infinitely great resistance, similar to open circuit, it is ensured that the signal in place of prime output
From the influence of late-class circuit.Voltage stabilizing also is carried out to signal Absent in place at the same time, avoids the clutter in signal Absent in place
Subsequent conditioning circuit is impacted.The high level of operational amplifier OP outputs is defeated after first resistor R1 and second resistance R2 partial pressures
Go out a higher voltage division signal to the base stage of triode Q2, turn on the emitter junction of triode Q2, collector voltage is low electricity
Flat, capacitance C1 left sides voltage is less than the right voltage, and the emitter junction of triode Q1 is reverse-biased at this time does not turn on, and Reset outputs are height
Level.
Pass through voltage stabilizing for low level moment, signal Absent in place when signal Absent in place is redirected by high level and divide
After pressure, the base voltage of triode Q2 is low level, and triode Q2 is changed into ending from turning on, its collector is changed into high from low level
Level；Capacitance C1 left sides voltage is higher than the right voltage, and power supply VCC is charged by first resistor R3 to capacitance C1, the electric current flowed through
Circuit is power supply VCC → R3 → C1 → R4 → R5 → ground GND, can produce certain pressure drop at the 5th resistance R5 both ends at this time, make
The emitter junction forward bias of triode Q1, triode Q1 conductings, Reset outputs are low level.After capacitance C1 charging completes, electricity
Flow path is not present, and the 5th resistance R5 both ends pressure drops disappear immediately, and triode Q1 cut-offs, Reset outputs are changed into high level.
When signal Absent in place remains low level, triode Q2 ends, its current collection extremely high level, at capacitance C1
In saturation state, the 5th resistance R5 both ends do not have pressure drop presence, and triode Q1 is in cut-off state, and Reset outputs remain
High level.
Moment as signal Absent in place by low transition for high level, triode Q2 are changed into turning on from ending, electricity
Hold C1 back discharges, flow through circuit as ground GND → R5 → R4 → C1 → Q2 → ground GND, can be formed at the 5th resistance R5 both ends short
The backward voltage of time, but triode Q1 is in cut-off state all the time, and Reset outputs are maintained as high level.
By the description of above-mentioned operation principle, in reset circuit only when optical module signal Absent in place by
High level saltus step is low level moment, and the low level of short time occurs in Reset, and (low level duration can pass through capacitance
C1, the 4th resistance R4, the size of the 5th resistance R5 are adjusted), shape of remaining any moment Reset output all in high level
State, resets PHY chip so as to reach, and is upgraded to high level by low level after PHY chip reset, does not influence PHY cores
The normal work of piece.
In actual circuit utilization, Absent signals may be influenced by back-end circuit, i.e. first resistor R1 and second
Resistance R2 can cause the Absent signals in place that front stage circuits export to be in the state dragged down for a long time, and influence integrated circuit
Can, at this time by introducing operational amplifier, signal in place is carried out surely by the way that operational amplifier is connected into unity gain buffer
Pressure isolation, so as to avoid the influence to front stage circuits.
Fig. 6 is the input signal and the oscillogram of output signal of reset circuit, and the longitudinal axis is signal Absent and Reset in place
The amplitude of two signals is exported, transverse axis is the time.From oscillogram, when signal Absent in place by high level saltus step is low electricity
Flat moment, Reset output saltus steps are low level, and PHY chip is resetted, and then Reset outputs progressively revert to high electricity
It is flat；When it is high level that next signal Absent in place is by low transition and signal Absent in place remains low level
When, Reset outputs always remain as high level, so as to reach purpose of design, signal Absent in place is by high level saltus step
During low level, PHY chip is resetted by exporting low level, and is high level in PHY chip recovery after restoration, is not influenced
The normal work of PHY chip.
In the exemplary embodiment, a kind of optical module or ONT Optical Network Terminal, the optical module or ONT Optical Network Terminal are additionally provided
Including reset circuit as described above.
It should be appreciated that the invention is not limited in the precision architecture for being described above and being shown in the drawings, sheet
Field technology personnel can perform various modifications and change without departing from the scope.The scope of the present invention only will by appended right
Ask to limit.
Claims (11)
1. a kind of reset circuit of optical module, it is characterised in that the reset circuit is by receiving signal in place in optical module
Saltus step, the PHY chip that generation control signal pair is connected with the optical module carry out reset control, and the reset circuit includes：Fill
Discharge cell and first switch unit, wherein,
The charge and discharge process of the charge/discharge unit is controlled by the saltus step of signal in place；
The break-make of the first switch unit is controlled by the charge and discharge process of the charge/discharge unit, passes through the first switch list
The break-make generation control signal of member；
By the low level in the control signal after controlling the PHY chip to reset, the low level is upgraded to high level.
2. reset circuit according to claim 1, it is characterised in that the reset circuit further includes and the discharge and recharge list
The second switch unit of member connection, wherein,
The break-make of the second switch unit is controlled by signal in place, and output letter is generated according to the break-make of the second switch unit
Number control charge/discharge unit；
The charge/discharge unit carries out discharge and recharge under the output signal control of the second switch unit.
3. reset circuit according to claim 2, it is characterised in that the second switch unit includes second switch pipe；
The signal in place is inputted by the input terminal of the second switch pipe, to control the break-make of the second switch pipe；
The output terminal of the second switch pipe is connected with the charge/discharge unit, to be generated according to the break-make of the second switch pipe
Exporting signal controls the charge/discharge unit to carry out discharge and recharge.
4. reset circuit according to claim 3, it is characterised in that the second switch pipe is triode, three pole
Input terminal of the base stage of pipe as the second switch pipe, the emitter of the triode are connected to ground, the collection of the triode
Output terminal of the electrode as the second switch pipe.
5. reset circuit according to claim 1, it is characterised in that the first switch unit includes first switch pipe；
The input terminal of the first switch pipe is connected with the charge/discharge unit, so that the break-make of the first switch pipe is controlled by
The charge and discharge process of the charge/discharge unit；
The output terminal of the first switch pipe exports the control signal.
6. reset circuit according to claim 5, it is characterised in that the first switch pipe is triode, three pole
Input terminal of the base stage of pipe as the first switch pipe, the emitter of the triode are connected to ground, the collection of the triode
Output terminal of the electrode as the first switch pipe.
7. reset circuit according to claim 1, it is characterised in that the charge/discharge unit includes the capacitance being connected in series
With the 4th resistance, the other end of the capacitance receives the signal in place, and the other end of the 4th resistance is opened with described first
Close the input terminal connection of unit.
8. reset circuit according to claim 1, it is characterised in that the reset circuit further includes voltage regulation unit, is used for
Voltage stabilizing isolation is carried out to the input signal inputted to the charge/discharge unit.
9. reset circuit according to claim 1, it is characterised in that the voltage regulation unit includes operational amplifier；
The positive input terminal of the operational amplifier is used to input the signal in place；
The output terminal of the operational amplifier is connected with the input terminal of the charge/discharge unit, and the output of the operational amplifier
Signal feeds back to the negative input end of the operational amplifier.
10. reset circuit according to claim 1, it is characterised in that the reset circuit further includes partial pressure unit, is used for
Partial pressure is carried out to the input signal inputted to the charge/discharge unit.
11. a kind of optical module or ONT Optical Network Terminal, it is characterised in that the optical module or ONT Optical Network Terminal include such as claim
1-10 any one of them reset circuits.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711156077.8A CN107947777B (en) | 2017-11-20 | 2017-11-20 | Reset circuit of optical module, optical module and optical network terminal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711156077.8A CN107947777B (en) | 2017-11-20 | 2017-11-20 | Reset circuit of optical module, optical module and optical network terminal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107947777A true CN107947777A (en) | 2018-04-20 |
| CN107947777B CN107947777B (en) | 2021-06-22 |
Family
ID=61929174
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711156077.8A Active CN107947777B (en) | 2017-11-20 | 2017-11-20 | Reset circuit of optical module, optical module and optical network terminal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107947777B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113630187A (en) * | 2021-07-25 | 2021-11-09 | 苏州浪潮智能科技有限公司 | PHY initialization method, system, equipment and medium |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080131139A1 (en) * | 2006-10-30 | 2008-06-05 | Sumitomo Electric Industries, Ltd. | Optical data link stably operable for duplicated reset |
| CN201846323U (en) * | 2010-10-29 | 2011-05-25 | 中兴通讯股份有限公司 | Reset circuit and terminal |
| CN202720690U (en) * | 2012-06-29 | 2013-02-06 | 深圳市金溢科技有限公司 | Electronic tag and reset circuit thereof |
| CN103532541A (en) * | 2013-09-30 | 2014-01-22 | 上海斐讯数据通信技术有限公司 | Light module power supply control method and system |
| CN203840362U (en) * | 2014-04-18 | 2014-09-17 | 武汉电信器件有限公司 | Synchronous Ethernet electrical interface module structure |
| EP3220557A1 (en) * | 2014-11-13 | 2017-09-20 | ZTE Corporation | Burr removing method and apparatus for optical signal loss signal |
-
2017
- 2017-11-20 CN CN201711156077.8A patent/CN107947777B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080131139A1 (en) * | 2006-10-30 | 2008-06-05 | Sumitomo Electric Industries, Ltd. | Optical data link stably operable for duplicated reset |
| CN201846323U (en) * | 2010-10-29 | 2011-05-25 | 中兴通讯股份有限公司 | Reset circuit and terminal |
| CN202720690U (en) * | 2012-06-29 | 2013-02-06 | 深圳市金溢科技有限公司 | Electronic tag and reset circuit thereof |
| CN103532541A (en) * | 2013-09-30 | 2014-01-22 | 上海斐讯数据通信技术有限公司 | Light module power supply control method and system |
| CN203840362U (en) * | 2014-04-18 | 2014-09-17 | 武汉电信器件有限公司 | Synchronous Ethernet electrical interface module structure |
| EP3220557A1 (en) * | 2014-11-13 | 2017-09-20 | ZTE Corporation | Burr removing method and apparatus for optical signal loss signal |
Non-Patent Citations (3)
| Title |
|---|
| M. HAJDUCZENIA等: "Fault Discovery Protocol (FDP) for Passive Optical Networks (PONs)", 《2007 12TH IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS》 * |
| 唐伟: "以太网交换机中上行万兆扩展卡的设计与研究", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
| 苏文平等编著: "《电子技术实践与制作教程》", 31 January 2007, 国防工业出版社 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113630187A (en) * | 2021-07-25 | 2021-11-09 | 苏州浪潮智能科技有限公司 | PHY initialization method, system, equipment and medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107947777B (en) | 2021-06-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103605017A (en) | Detection method of vehicle switch quantity signal | |
| CN105958985A (en) | Digital power supply providing circuit and liquid crystal driver | |
| CN107947777A (en) | Reset circuit and optical module, the ONT Optical Network Terminal of optical module | |
| CN101582681B (en) | Power amplifying circuit for eliminating turn-off noise | |
| CN101957650B (en) | Power supply circuit of central processing unit | |
| CN108039695A (en) | Overvoltage crowbar | |
| CN204794681U (en) | Reduce DC -DC circuit that restarts repeatedly when falling electricity | |
| CN202495920U (en) | Reset circuit and set-top box having the circuit | |
| CN104377759B (en) | Charge control circuit and voltage adjusting method | |
| CN101729048A (en) | Delay circuit | |
| CN105790566A (en) | Auxiliary circuit for power supply with power management chip | |
| CN108227886A (en) | The reset circuit of SCM of microsystem product and microsystem product | |
| CN102375516A (en) | Reset circuit and electronic device | |
| CN205232185U (en) | Power supply switch control circuit | |
| CN107436671A (en) | A kind of power down protection structure and method | |
| CN201986052U (en) | Chip reset circuit and television comprising same | |
| CN204241914U (en) | Multiplexing control device | |
| CN103869856B (en) | A kind of multivoltage sequential control circuit | |
| CN207283519U (en) | A kind of reset delay circuit | |
| CN207265995U (en) | It is a kind of to use the key switch electromechanics road with ena-bung function linear voltage regulator | |
| CN203537357U (en) | Simple time delay switching circuit | |
| CN203027363U (en) | Starting-up reset circuit and television | |
| CN101136635B (en) | Method for reducing inverse R-2R structure D/A converter output current overshoot | |
| CN207706423U (en) | A kind of power amplifier and sound equipment applied to sound equipment | |
| CN203015093U (en) | Vehicle-mounted multimedia mute circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |