CN107704640A - A kind of emulation mode and system based on signal integrity in the case of power-supply fluctuation - Google Patents
A kind of emulation mode and system based on signal integrity in the case of power-supply fluctuation Download PDFInfo
- Publication number
- CN107704640A CN107704640A CN201710355311.3A CN201710355311A CN107704640A CN 107704640 A CN107704640 A CN 107704640A CN 201710355311 A CN201710355311 A CN 201710355311A CN 107704640 A CN107704640 A CN 107704640A
- Authority
- CN
- China
- Prior art keywords
- ssn
- power
- signal
- high speed
- noise
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004458 analytical method Methods 0.000 claims abstract description 40
- 238000004088 simulation Methods 0.000 claims abstract description 22
- 230000001052 transient effect Effects 0.000 claims description 11
- 238000010586 diagram Methods 0.000 claims description 10
- 230000010349 pulsation Effects 0.000 claims description 9
- 238000000034 method Methods 0.000 claims description 7
- 238000012360 testing method Methods 0.000 claims description 7
- 230000009977 dual effect Effects 0.000 abstract description 12
- 230000000694 effects Effects 0.000 abstract description 8
- 230000008054 signal transmission Effects 0.000 abstract description 8
- 230000005540 biological transmission Effects 0.000 abstract description 3
- 238000013461 design Methods 0.000 description 13
- 230000006399 behavior Effects 0.000 description 4
- 230000007246 mechanism Effects 0.000 description 4
- 230000005611 electricity Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000000284 extract Substances 0.000 description 3
- 238000009434 installation Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000000354 decomposition reaction Methods 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 235000013399 edible fruits Nutrition 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000005283 ground state Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3323—Design verification, e.g. functional simulation or model checking using formal methods, e.g. equivalence checking or property checking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/10—Noise analysis or noise optimisation
Abstract
The invention provides a kind of emulation mode and system based on signal integrity in the case of power-supply fluctuation,Show applications of the SI PI Co sim Tool in high speed circuit SI PI Cooperative Analysis,By taking DDR3 RDIMM (Registered Dual In line Memory Module) and the analysis of the SI PI collaborative simulations of UDIMM (Unbuffered Dual In Line Memory Modules) CMD (Command) signal group as an example,Using directly in drive side addition SSN noisy power power supplies in emulation,Pass through signal Analysis link ISI noises,Situations such as SSN noises and crosstalk noise,Noise in the case of the good PDN system power supplies of uncoupling effect decomposes,By comparing the situation for whetheing there is reference power source and fluctuating,Greatly learn signal in actual integrity issue,So as to ensure that the signal integrity of whole system,Preferably carried out between signal in actual motion high speed transmission state,Strengthen the reliability of server system signal transmission.
Description
Technical field
The present invention relates to the technical field of server, and in particular to signal integrity in the case of being based on power-supply fluctuation to one kind
Emulation mode and system.
Background technology
Complicated electromagnetism mutual interference effect in high-speed circuit system between SI, PI and EMI be present, particularly power supply noise is to SI
The influence of design is more and more prominent.Power supply power supply is considered as ideal voltage source in traditional SI designs (SI-only), only considers signal
The influence of link pair signal transmission quality.Power supply noise is inevitable in actual circuit system, including the noise that VRM is introduced
With chip operation caused by SSN noises cause power supply power fluctuation.Certain limit between ideal source and practical power be present
Interior difference.
Power supply noise can be coupled to signal link by number of mechanisms, as SSN passes through the high order modulation to chip driver
Effect, drive side output signal is caused to distort.Other SSN is transmitted on PDN can also be by encapsulating and the passive interconnection on PCB
Coupling is produced, further influences signal quality.Shadow of the SSN noises to signal transmission quality although it is understood that by noise decomposition technique
Ring, intersymbol interference (ISI, Inter Symbol Interference) in a typical single-ended high speed interconnection, crosstalk and
SSN noise decomposition results, are obtained as shown in Figure 2.
Modern circuit design noise margin is less and less, and influence of the power supply noise to signal quality must take into consideration.Cause
This SI-PI collaborative design is necessary in Modern High-Speed circuit design, but SI-PI collaborative design technologies are still so far
Many design bottlenecks be present need to further study.In chip during a large amount of neighboring actuators Simultaneous Switchings, wink is introduced in power supply ground
State high current, due to stray inductance be present in power supply ground, voltage pulsation is produced on the ground in system power supply so as to form SSN.SSN's
Generation mainly has two aspect factors：Transient Currents and power supply ground stray inductance, understand that the source of these two aspects factor can be clear
Understand to Chu SSN mechanisms of production.
Signal link refers to whole path of the signal from driver to receiver, and signal link modeling must be since driver
Until untill receiver, whole link model need to include chip-scale-package level-PCB level interconnected models.Typically carry motherboard
With the high speed circuit signal link schematic diagram four of daughter board, above-mentioned signal link model is a simplified model, is neglected in die terminals
The influence interconnected on piece is omited, this can influence SI simulation accuracies to a certain extent.It is right because interconnection dimensions are sufficiently small on chip
Signal quality influence is smaller, and modeling complexity can be reduced in the case of enough simulation accuracies are ensured by being ignored.
Chip-scale modeling is mainly modeled to driver, and the driver model of pipe level can provide very high-precision emulation knot
Fruit, but simulation velocity is relatively slow and easily reveals chip technology parameter.Therefore, each company is all unwilling to provide pipe level driver model.
Driver model main at present is the compatible behavior models of SIPCE, such as IBIS (I/O Buffer Information
Specification) model, Verilog-A models, behavior model can perform well in time-domain-simulation analysis after overcorrection.
Behavior model is divided into two kinds：A kind of only to support SI-only emulation, another supports SI-PI collaborative simulations.If
Using the behavior model for only supporting SI-only emulation, it is necessary to which addition compensates current information to provide dynamic power supplies power supply noise source.
The content of the invention
Based on above mentioned problem, the present invention proposes a kind of emulation mode based on signal integrity in the case of power-supply fluctuation and is
System, by comparing the situation for whetheing there is reference power source and fluctuating, signal is learnt in actual integrity issue, ensures the signal of whole system
Integrality.
The present invention provides following technical scheme：
On the one hand, the present invention provides a kind of emulation mode based on signal integrity in the case of power-supply fluctuation, including：
Step 101, according to the running situation of practical power, the power-supply fluctuation situation of acquisition；
Step 102, the ratio shared by each noise is analyzed；
Step 103, high-speed link SSN analysis models are established according to theory analysis and test comparison；
Step 104, consider link model all in high speed circuit, establish high speed circuit signal link model schematic；
Step 105, according to the high speed circuit signal link schematic diagram, the situation of SI-only and SI-PI collaborative simulations is contrasted,
Obtain the SI situations under the influence of with reference to PI.
Wherein, the noise is SSN.
Wherein, high-speed link SSN analysis models include N number of driver, during N number of driver Simultaneous Switching, in power supply
Transient Currents are introduced in ground, producing voltage pulsation on the ground in system power supply forms SSN.
Wherein, described eight pieces of chip-scales of high speed circuit signal link model, package level, PCB level interconnected models.
Preferably, the high EH of the worst eye pattern eye and the wide EW data of eye are exported.
In addition, the present invention also provides a kind of analogue system based on signal integrity in the case of power-supply fluctuation, the system
Including：Power supply contrast module, according to the running situation of practical power, the power-supply fluctuation situation of acquisition；
Noise analysis module, analyze the ratio shared by each noise；
SSN model modules, high-speed link SSN analysis models are established according to theory analysis and test comparison；
Link model module, consider link model all in high speed circuit, establish high speed circuit signal link model schematic；
Object module, according to the high speed circuit signal link schematic diagram, the situation of SI-only and SI-PI collaborative simulations is contrasted,
Obtain the SI situations under the influence of with reference to PI.
Wherein, the noise is SSN.
Wherein, high-speed link SSN analysis models include N number of driver, during N number of driver Simultaneous Switching, in power supply
Transient Currents are introduced in ground, producing voltage pulsation on the ground in system power supply forms SSN.
Wherein, described eight pieces of chip-scales of high speed circuit signal link model, package level, PCB level interconnected models.
Preferably, the high EH of the worst eye pattern eye and the wide EW data of eye are exported.
The invention provides a kind of emulation mode and system based on signal integrity in the case of power-supply fluctuation, show SI-
Applications of the PI Co-sim Tool in high speed circuit SI-PI Cooperative Analysis, with DDR3 RDIMM (Registered Dual
In-line Memory Module) and UDIMM (Unbuffered Dual In-Line Memory Modules) CMD
(Command) exemplified by the SI-PI collaborative simulations analysis of signal group, using directly in drive side addition SSN noise electricity in emulation
Source powers, situations such as by signal Analysis link ISI noises, SSN noises and crosstalk noise, in the good PDN of uncoupling effect
Noise in the case of system power supply decomposes, and by comparing the situation for whetheing there is reference power source and fluctuating, greatly learns signal in reality
Integrity issue, so as to ensure that the signal integrity of whole system, preferably carried out between signal in actual motion
High-speed transfer state, the reliability of enhancing server system signal transmission.
Brief description of the drawings
Fig. 1 is the method and step flow chart of the present invention；
Fig. 2 is the system architecture diagram of the present invention；
Fig. 3 is the ideal source and practical power comparison diagram of the present invention；
Fig. 4 is noise proportional figure in signal link of the invention；
Fig. 5 is the high-speed link SSN analysis model figures of the present invention；
Fig. 6 is the high speed circuit signal link model schematic of the present invention；
Fig. 7 is that the UDIMM SI-PI collaborative simulations of the present invention and SI-only emulate the worst eye pattern silhouette contrast figure.
Embodiment
Technical scheme in order to illustrate the embodiments of the present invention more clearly, it will use below required in embodiment
Accompanying drawing is briefly described, it should be apparent that, drawings in the following description are only some embodiments of the present invention, for ability
For the those of ordinary skill of domain, on the premise of not paying creative work, it can also be obtained according to these accompanying drawings other attached
Figure.
Hspice installation directories have been configured, have called Hsipce softwares to be emulated.Then, it is the worst to click on operation button progress
Eye pattern is extracted and calculated.In order to be contrasted with SI-only emulation, a SI-only emulation need to be carried out.It is added to signal link
Power supply noise in model, a Hspice emulation is recalled, then point operation button carries out the worst eye in the case of SI-only
Map contour extracts.Emulate the worst eye pattern comparing result of gained as shown in Figure 5, the high EH of the worst eye pattern eye and the wide EW numbers of eye of output
According to.It is the running situation according to practical power to summarize specific steps, draws the power-supply fluctuation situation shown in figure one；And according to Fig. 2
Shown structure, analyzes the ratio shared by each noise, and emphasis is SSN proportion；According to theory analysis and test
SSN models as shown in Figure 3 are established in contrast；Consider all link models in high speed circuit, obtain as far as possible more accurate
Situation, establish high speed circuit signal link model schematic as shown in Figure 4；It is right according to designed signal link schematic diagram
Than the situation of SI-only and SI-PI collaborative simulations, it is possible to obtain the SI situations under the influence of with reference to PI.
The present invention provides a kind of emulation mode based on signal integrity in the case of power-supply fluctuation, and method and step flow chart is such as
Shown in accompanying drawing 1, including：
Step 101, according to the running situation of practical power, the power-supply fluctuation situation of acquisition；
As shown in figure 1, complicated electromagnetism mutual interference effect, particularly electricity in high-speed circuit system between SI, PI and EMI be present
The influence that source noise is designed SI is more and more prominent.Power supply power supply is considered as ideal voltage source in traditional SI designs (SI-only),
Only consider influence of the signal link to signal transmission quality.Power supply noise is inevitable in actual circuit system, including VRM
SSN noises caused by the noise and chip operation of introducing cause the fluctuation that power supply is powered.Deposited between ideal source and practical power
Difference within the specific limits.(a) comparison with (b) for ideal voltage source and virtual voltage source.
Step 102, the ratio shared by each noise is analyzed；
As shown in Fig. 2 signal link ISI noises account for the overwhelming majority, SSN noises many bigger than crosstalk noise in Fig. 2.Figure
2 be that a noise in the case of good PDN system power supplies are decoupled decomposes, and SSN is still up to 20% or so.Modern circuits are set
Meter noise margin is less and less, and influence of the power supply noise to signal quality must take into consideration.Therefore, SI-PI collaborative designs exist
It is necessary in Modern High-Speed circuit design.
Step 103, high-speed link SSN analysis models are established according to theory analysis and test comparison；
As shown in figure 3, Transient Currents are introduced in power supply ground during a large amount of neighboring actuators Simultaneous Switchings in chip, by
Stray inductance be present in power supply ground, produce voltage pulsation on the ground in system power supply so as to form SSN.SSN generation mainly has
Two aspect factors：Transient Currents and power supply ground stray inductance, understand that the source of these two aspects factor just should be clearly understood that SSN
Mechanism of production.High-speed link SSN analysis models include N number of driver, during N number of driver Simultaneous Switching, in power supply ground
Transient Currents are introduced, producing voltage pulsation on the ground in system power supply forms SSN, and N is positive integer.
Step 104, consider link model all in high speed circuit, establish high speed circuit signal link model schematic；
As shown in figure 4, signal link refers to whole path of the signal from driver to receiver, signal link modeling must be from
Driver starts until untill receiver, and whole link model need to include chip-scale-package level-PCB level interconnected models.It is above-mentioned
Signal link model is a simplified model, and the influence interconnected on piece is have ignored in die terminals, and this understands shadow to a certain extent
Ring SI simulation accuracies.Smaller on signal quality influence because interconnection dimensions are sufficiently small on chip, being ignored to ensure enough
Modeling complexity is reduced in the case of simulation accuracy.
Step 105, according to the high speed circuit signal link schematic diagram, the feelings of contrast SI-only and SI-PI collaborative simulations
Condition, obtain the SI situations under the influence of with reference to PI.
As shown in figure 5, in order to further show SI-PI Co-sim Tool in high speed circuit SI-PI Cooperative Analysis
Using with DDR3 RDIMM (Registered Dual In-line Memory Module) and UDIMM (Unbuffered
Dual In-Line Memory Modules) CMD (Command) signal group SI-PI collaborative simulations analysis exemplified by be situated between
Continue.Using directly in drive side addition SSN noisy power power supplies in emulation.Hspice installation directories have been configured, have been called
Hsipce softwares are emulated.Then operation button is clicked on to carry out the worst eye pattern extraction and calculate.In order to SI-only emulate into
Row contrast, a SI-only emulation need to be carried out.The power supply noise being added in signal link model, recall a Hspice
Emulation, then carry out the worst eye pattern contours extract in the case of SI-only.The worst eye pattern comparing result such as institute of figure five of emulation gained
Show, the high EH of the worst eye pattern eye and the wide EW data of eye of output.
The invention provides a kind of emulation mode based on signal integrity in the case of power-supply fluctuation, show SI-PI Co-
Applications of the sim Tool in high speed circuit SI-PI Cooperative Analysis, with DDR3RDIMM (Registered Dual In-line
Memory Module) and UDIMM (Unbuffered Dual In-Line Memory Modules) CMD (Command) letter
Exemplified by the SI-PI collaborative simulations analysis of number group, using directly in drive side addition SSN noisy power power supplies, passing through in emulation
Situations such as signal Analysis link ISI noises, SSN noises and crosstalk noise, in the good PDN system power supply situations of uncoupling effect
Under noise decompose, by comparing the situation for whetheing there is reference power source and fluctuating, greatly learn signal in actual integrity issue, from
And ensure that the signal integrity of whole system, preferably carried out between signal in actual motion high speed transmission state,
Strengthen the reliability of server system signal transmission.
Embodiments of the present invention additionally provide a kind of analogue system based on signal integrity in the case of power-supply fluctuation, such as
Shown in Fig. 2, the system includes：
Power supply contrast module 201, for the running situation according to practical power, the power-supply fluctuation situation of acquisition；
As shown in figure 1, complicated electromagnetism mutual interference effect, particularly electricity in high-speed circuit system between SI, PI and EMI be present
The influence that source noise is designed SI is more and more prominent.Power supply power supply is considered as ideal voltage source in traditional SI designs (SI-only),
Only consider influence of the signal link to signal transmission quality.Power supply noise is inevitable in actual circuit system, including VRM
SSN noises caused by the noise and chip operation of introducing cause the fluctuation that power supply is powered.Deposited between ideal source and practical power
Difference within the specific limits.(a) comparison with (b) for ideal voltage source and virtual voltage source.
Noise analysis module 202, for analyzing the ratio shared by each noise；
As shown in Fig. 2 signal link ISI noises account for the overwhelming majority, SSN noises many bigger than crosstalk noise in Fig. 2.Figure
2 be that a noise in the case of good PDN system power supplies are decoupled decomposes, and SSN is still up to 20% or so.Modern circuits are set
Meter noise margin is less and less, and influence of the power supply noise to signal quality must take into consideration.Therefore, SI-PI collaborative designs exist
It is necessary in Modern High-Speed circuit design.
SSN model modules 203, for establishing high-speed link SSN analysis models according to theory analysis and test comparison；
As shown in figure 3, Transient Currents are introduced in power supply ground during a large amount of neighboring actuators Simultaneous Switchings in chip, by
Stray inductance be present in power supply ground, produce voltage pulsation on the ground in system power supply so as to form SSN.SSN generation mainly has
Two aspect factors：Transient Currents and power supply ground stray inductance, understand that the source of these two aspects factor just should be clearly understood that SSN
Mechanism of production.High-speed link SSN analysis models include N number of driver, during N number of driver Simultaneous Switching, in power supply ground
Transient Currents are introduced, producing voltage pulsation on the ground in system power supply forms SSN, and N is positive integer.
Link model module 204, for considering link model all in high speed circuit, establish high speed circuit signal link
Model schematic；
As shown in figure 4, signal link refers to whole path of the signal from driver to receiver, signal link modeling must be from
Driver starts until untill receiver, and whole link model need to include chip-scale-package level-PCB level interconnected models.It is above-mentioned
Signal link model is a simplified model, and the influence interconnected on piece is have ignored in die terminals, and this understands shadow to a certain extent
Ring SI simulation accuracies.Smaller on signal quality influence because interconnection dimensions are sufficiently small on chip, being ignored to ensure enough
Modeling complexity is reduced in the case of simulation accuracy.
Object module 205, for according to the high speed circuit signal link schematic diagram, contrasting SI-only and SI-PI collaborations
The situation of emulation, obtain the SI situations under the influence of with reference to PI.
As shown in figure 5, in order to further show SI-PI Co-sim Tool in high speed circuit SI-PI Cooperative Analysis
Using with DDR3 RDIMM (Registered Dual In-line Memory Module) and UDIMM (Unbuffered
Dual In-Line Memory Modules) CMD (Command) signal group SI-PI collaborative simulations analysis exemplified by be situated between
Continue.Using directly in drive side addition SSN noisy power power supplies in emulation.Hspice installation directories have been configured, have been called
Hsipce softwares are emulated.Then operation button is clicked on to carry out the worst eye pattern extraction and calculate.In order to SI-only emulate into
Row contrast, a SI-only emulation need to be carried out.The power supply noise being added in signal link model, recall a Hspice
Emulation, then carry out the worst eye pattern contours extract in the case of SI-only.The worst eye pattern comparing result such as institute of figure five of emulation gained
Show, the high EH of the worst eye pattern eye and the wide EW data of eye of output.
The invention provides a kind of analogue system based on signal integrity in the case of power-supply fluctuation, show SI-PI Co-
Applications of the sim Tool in high speed circuit SI-PI Cooperative Analysis, with DDR3 RDIMM (Registered Dual In-line
Memory Module) and UDIMM (Unbuffered Dual In-Line Memory Modules) CMD (Command) letter
Exemplified by the SI-PI collaborative simulations analysis of number group, using directly in drive side addition SSN noisy power power supplies, passing through in emulation
Situations such as signal Analysis link ISI noises, SSN noises and crosstalk noise, in the good PDN system power supply situations of uncoupling effect
Under noise decompose, by comparing the situation for whetheing there is reference power source and fluctuating, greatly learn signal in actual integrity issue, from
And ensure that the signal integrity of whole system, preferably carried out between signal in actual motion high speed transmission state,
Strengthen the reliability of server system signal transmission.
The foregoing description of the disclosed embodiments, those skilled in the art are enable to realize or using the present invention.To this
A variety of modifications of a little embodiments will be apparent for a person skilled in the art, and generic principles defined herein can
Without departing from the spirit or scope of the present invention, to realize in other embodiments.Therefore, the present invention will not be limited
The embodiments shown herein is formed on, but meets the most wide model consistent with principles disclosed herein and features of novelty
Enclose.
Claims (10)
- A kind of 1. emulation mode based on signal integrity in the case of power-supply fluctuation, it is characterised in that：Step 101, according to the running situation of practical power, the power-supply fluctuation situation of acquisition；Step 102, the ratio shared by each noise is analyzed；Step 103, high-speed link SSN analysis models are established according to theory analysis and test comparison；Step 104, consider link model all in high speed circuit, establish high speed circuit signal link model schematic；Step 105, according to the high speed circuit signal link schematic diagram, the situation of SI-only and SI-PI collaborative simulations is contrasted, Obtain the SI situations under the influence of with reference to PI.
- 2. according to the method for claim 1, it is characterised in that：The noise is SSN.
- 3. according to the method for claim 1, it is characterised in that：High-speed link SSN analysis models include N number of driver, institute When stating N number of driver Simultaneous Switching, Transient Currents are introduced in power supply ground, producing voltage pulsation on the ground in system power supply forms SSN。
- 4. according to the method for claim 1, it is characterised in that：Described eight pieces of chip-scales of high speed circuit signal link model, Package level, PCB level interconnected models.
- 5. according to the method for claim 1, it is characterised in that：The step 105 also exports the high EH of the worst eye pattern eye and eye Wide EW data.
- A kind of 6. analogue system based on signal integrity in the case of power-supply fluctuation, it is characterised in that：The system includes：Power supply contrast module, according to the running situation of practical power, the power-supply fluctuation situation of acquisition；Noise analysis module, analyze the ratio shared by each noise；SSN model modules, high-speed link SSN analysis models are established according to theory analysis and test comparison；Link model module, consider link model all in high speed circuit, establish high speed circuit signal link model schematic；Object module, according to the high speed circuit signal link schematic diagram, the situation of SI-only and SI-PI collaborative simulations is contrasted, Obtain the SI situations under the influence of with reference to PI.
- 7. system according to claim 6, it is characterised in that：The noise is SSN.
- 8. system according to claim 6, it is characterised in that：High-speed link SSN analysis models include N number of driver, institute When stating N number of driver Simultaneous Switching, Transient Currents are introduced in power supply ground, producing voltage pulsation on the ground in system power supply forms SSN。
- 9. system according to claim 6, it is characterised in that：Described eight pieces of chip-scales of high speed circuit signal link model, Package level, PCB level interconnected models.
- 10. system according to claim 6, it is characterised in that：The object module also export the worst high EH of eye pattern eye and The wide EW data of eye.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710355311.3A CN107704640A (en) | 2017-05-19 | 2017-05-19 | A kind of emulation mode and system based on signal integrity in the case of power-supply fluctuation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710355311.3A CN107704640A (en) | 2017-05-19 | 2017-05-19 | A kind of emulation mode and system based on signal integrity in the case of power-supply fluctuation |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107704640A true CN107704640A (en) | 2018-02-16 |
Family
ID=61169565
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710355311.3A Pending CN107704640A (en) | 2017-05-19 | 2017-05-19 | A kind of emulation mode and system based on signal integrity in the case of power-supply fluctuation |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107704640A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112329372A (en) * | 2020-11-17 | 2021-02-05 | 南京蓝洋智能科技有限公司 | Method for generating code pattern for signal integrity analysis |
-
2017
- 2017-05-19 CN CN201710355311.3A patent/CN107704640A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112329372A (en) * | 2020-11-17 | 2021-02-05 | 南京蓝洋智能科技有限公司 | Method for generating code pattern for signal integrity analysis |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Dally et al. | Digital systems engineering | |
| CN103488840B (en) | A kind of system and method for printed circuit board level Conducted Electromagnetic Interference modeling | |
| CN106294144B (en) | Generation method, system and the server of the test vector of serial communication protocol | |
| CN106066914A (en) | Consider the Static Timing Analysis Methodology of crosstalk effect | |
| CN106227511A (en) | General chip mounter program visualization Simulation Program method | |
| CN107704640A (en) | A kind of emulation mode and system based on signal integrity in the case of power-supply fluctuation | |
| Gopal et al. | High-performance and small-form factor near-field inductive coupling for 3-D NoC | |
| CN103810018A (en) | Method for designing componentized and parameterized simulation model | |
| CN104915496A (en) | Method for wiring differential signal wires and device | |
| Signorini et al. | Present and future of I/O-buffer behavioral macromodels | |
| CN108255652B (en) | Signal testing device | |
| CN113505562A (en) | Clock tree comprehensive optimal strategy prediction method, system and application | |
| Marolt et al. | PCDS: A new approach for the development of circuit generators in analog IC design | |
| CN107807890A (en) | FPGA, layout method, equipment and the circuit board of embedded SDRAM memory | |
| CN100361122C (en) | Automatic designing method for ICT test conversion PCB | |
| CN113408226B (en) | Chip power supply network fast-convex current estimation method and system based on deep learning | |
| CN112446182B (en) | Method and equipment for optimizing signal integrity | |
| CN105956230B (en) | A kind of electric parameter compensation method and device | |
| CN102693337B (en) | Method for designing memory device compatible with 8-bit and 16-bit memory chips | |
| CN102663041B (en) | Automatic extraction method oriented to data of deep web pages | |
| US20180225401A1 (en) | Single-ended-mode to mixed-mode transformer spice circuit model for high-speed system signal integrity simulations | |
| CN104102496A (en) | Development method for bank self-service system cross-browser plugin based on WINDOWS platform | |
| CN107292066A (en) | A kind of encryption mixed model SI emulation modes based on ADS and HSPICE | |
| Silva et al. | LPDDR4 SIPI Co-Simulation and Measurement Correlation for IOT Computer Vision Application | |
| CN111506529A (en) | High-speed SPI instruction response circuit applied to F L ASH |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180216 |