CN107557760A - Top covering growth technique for array waveguide grating wafer production - Google Patents

Top covering growth technique for array waveguide grating wafer production Download PDF

Info

Publication number
CN107557760A
CN107557760A CN201710761724.1A CN201710761724A CN107557760A CN 107557760 A CN107557760 A CN 107557760A CN 201710761724 A CN201710761724 A CN 201710761724A CN 107557760 A CN107557760 A CN 107557760A
Authority
CN
China
Prior art keywords
top covering
wafer
waveguide grating
array waveguide
annealing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710761724.1A
Other languages
Chinese (zh)
Other versions
CN107557760B (en
Inventor
黄惠良
岳骁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Honghui Optics Communication Tech Corp
Original Assignee
Shanghai Honghui Optics Communication Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Honghui Optics Communication Tech Corp filed Critical Shanghai Honghui Optics Communication Tech Corp
Priority to CN201710761724.1A priority Critical patent/CN107557760B/en
Publication of CN107557760A publication Critical patent/CN107557760A/en
Application granted granted Critical
Publication of CN107557760B publication Critical patent/CN107557760B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Optical Integrated Circuits (AREA)

Abstract

The invention discloses a kind of top covering growth technique for array waveguide grating wafer production, using flame hydrolysis deposition equipment, using the top covering of step deposition making wafer;Comprise the following steps:A. primary depositing is carried out to array waveguide grating top covering first, covers deposited powder using 12 circulations, deposit thickness is 8 10 um;B. it is then directly placed into annealing furnace and is annealed, improves the programming rate of annealing;C. after, wafer is taken out from annealing furnace, array waveguide grating top covering is deposited again, deposit thickness is 8 10 um;D. it will be placed again into annealing furnace and annealed by the wafer deposited twice, finally give 16 20 um top covering.Top covering raceway groove fillibility is good, melts the situation for fully, being not susceptible to decompose or melting inequality.Simultaneously, moreover it is possible to reach standard, obtain suitable refractive index and TE/TM differences are reduced to minimum.

Description

Top covering growth technique for array waveguide grating wafer production
Technical field
The invention belongs to wavelength-division multiplex technique field, is related to array waveguide grating, specifically, is related to one kind and is used for array The top covering growth technique of waveguide optical grating wafer production.
Background technology
Array waveguide grating (being abbreviated as AWG) is one of Primary Component of wavelength-division multiplex technique, and its propagation loss is small, with light Fine coupling efficiency is high, it is considered to be a kind of most promising Novel wave separation multiplexer part.In AWG wafer productions, upper bag For layer as a wherein important ring, we select have film forming speed fast, can make the flame hydrolysis deposition equipment (abbreviation of thick film For FHD) make.But sensitive to temperature anomaly because the highly doped amount of boron and phosphorus during top covering is made, temperature Slightly lower just to occur that white edge melt, the slightly higher boron of temperature and phosphorus can decompose precipitation again.
Existing FHD equipment top covering film forming is in order to meet that (refringence refers to top covering and sandwich layer to AWG high index-contrasts Between refractive index difference), small TE/TM is poor, and (TE and TM refer to transverse electric pattern and E mode respectively, and TE/TM differences reduce, then Stress numerical can accordingly diminish, and this index directly concerns the performance of product in itself, thus extremely important.) and annealing temperature Condition not above 1000 DEG C, the situation that a um of secondary growth 20 occurs, either it is surface irregularity, or it is to have largely The white edge not melted, otherwise be cladding surface occur largely because of decomposition and caused by bubble.Therefore say, wrapped in current this deposition The process controllability of layer is poor, ingredient breakdown easily occurs or melts situations such as uneven.
In the case where equalization point is difficult to find that, changing processing step and parameter turns into instantly optimal breach.
The content of the invention
The purpose of the present invention is overcome the deficiencies in the prior art or defect, there is provided one kind is used for array waveguide grating wafer and given birth to The top covering growth technique of production.The process controllability of top covering is good, can be effectively prevented from ingredient breakdown occur or melt inequality Situation, obtain suitable refractive index and TE/TM differences are reduced to minimum.
To achieve these goals, present invention employs following technical scheme:
Top covering growth technique for array waveguide grating wafer production, it is characterised in that utilize flame hydrolysis deposition Equipment, the top covering of wafer is made using step deposition;Comprise the following steps:
A. primary depositing is carried out to array waveguide grating top covering first, deposited powder, deposition is covered using 12 circulations Thickness is 8-10 um;
B. it is then directly placed into annealing furnace and is annealed, improves the programming rate of annealing;
C. after, wafer is taken out from annealing furnace, array waveguide grating top covering deposited again, deposit thickness For 8-10 um;
D. it will be placed again into annealing furnace and be annealed by the wafer that deposits twice, and finally give the upper of 16-20 um Covering.
The above-mentioned top covering growth technique for array waveguide grating wafer production, wherein,
The programming rate of the annealing is 10 DEG C/min, and maximum temperature value is 1000 DEG C, and annealing time is 3 hours.
Compared with prior art, the invention has the advantages that:
The present invention makes AWG top covering raceway groove fillibilities good, melts the situation for fully, being not susceptible to decompose or melting inequality. Simultaneously, moreover it is possible to reach standard, obtain suitable refractive index and TE/TM differences are reduced to minimum.
Brief description of the drawings
Fig. 1 is the top covering growth technique schematic flow sheet of the present invention for array waveguide grating wafer production.
Embodiment
Below in conjunction with accompanying drawing, the invention will be further described.
Referring to Fig. 1, show that the top covering of the present invention for array waveguide grating wafer production grows in figure The flow of technique, its key technology scheme are:
Top covering growth technique for array waveguide grating wafer production, it is characterised in that utilize flame hydrolysis deposition Equipment, the top covering of wafer is made using step deposition;Comprise the following steps:
A. primary depositing is carried out to array waveguide grating top covering first, covers deposited powder using 12 circulations, herein A circulation represent a sedimentary, deposit thickness is 8-10 um;
B. it is then directly placed into annealing furnace and is annealed, improves the programming rate of annealing;
C. after, wafer is taken out from annealing furnace, secondary deposition, deposit thickness are carried out to array waveguide grating top covering For 8-10 um;
D. it will be placed again into annealing furnace and annealed by the wafer of secondary deposition, finally give the upper of 16-20 um Covering.
Top covering growth technique of the present invention, its programming rate annealed is 10 DEG C/min, and maximum temperature value is 1000 DEG C, annealing time is 3 hours.
The present invention is 8 um by stepped depositions, primary depositing thickness, then directly enters anneal, and annealing is risen Warm speed is lifted to 10 degrees/min from 5 degrees/min, and changing over helium oxygen by original single helium in temperature-rise period mixes Gas is closed, the flow of oxygen, reduces the annealing cycle when increase highest temperature is annealed.Wafer (i.e. wafer) is taken out afterwards and repeated Deposit and anneal 1 time and obtain 16 um top covering, the top covering surface so obtained is smooth, and melts abundant.
The present invention is reduced to 12 cycle when deposited powder is covered, by original 24 cycle (circulating) (circulating), is directly annealed after having deposited, and the programming rate of annealing is lifted to 10 degrees/min by original 5 degrees/min, Highest temperature annealing time was reduced to 3 hours by original 10 hours, thus, is significantly reduced waveguide and is easily become because of high temperature The risk of shape.The step of after taking out afterwards before repeating, wafer (i.e. wafer) is taken out repeated deposition and obtained for 1 time with annealing 20 um or so top covering.
Above example is used for illustrative purposes only, rather than limitation of the present invention, the technology people about technical field Member, without departing from the spirit and scope of the present invention, can also make various conversion or modification, therefore all equivalent Technical scheme should also belong to scope of the invention, should be limited by each claim.

Claims (2)

1. the top covering growth technique for array waveguide grating wafer production, it is characterised in that set using flame hydrolysis deposition It is standby, the top covering of wafer is made using step deposition;Comprise the following steps:
A. primary depositing is carried out to array waveguide grating top covering first, deposited powder, deposit thickness is covered using 12 circulations For 8-10 um;
B. it is then directly placed into annealing furnace and is annealed, improves the programming rate of annealing;
C. after, wafer is taken out from annealing furnace, array waveguide grating top covering is deposited again, deposit thickness 8- 10 um;
D. it will be placed again into annealing furnace and annealed by the wafer deposited twice, finally give 16-20 um top covering.
2. it is used for the top covering growth technique of array waveguide grating wafer production according to claim 1, it is characterised in that institute The programming rate for stating annealing is 10 DEG C/min, and maximum temperature value is 1000 DEG C, and annealing time is 3 hours.
CN201710761724.1A 2017-08-30 2017-08-30 Top covering growth technique for array waveguide grating wafer production Active CN107557760B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710761724.1A CN107557760B (en) 2017-08-30 2017-08-30 Top covering growth technique for array waveguide grating wafer production

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710761724.1A CN107557760B (en) 2017-08-30 2017-08-30 Top covering growth technique for array waveguide grating wafer production

Publications (2)

Publication Number Publication Date
CN107557760A true CN107557760A (en) 2018-01-09
CN107557760B CN107557760B (en) 2019-03-29

Family

ID=60977892

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710761724.1A Active CN107557760B (en) 2017-08-30 2017-08-30 Top covering growth technique for array waveguide grating wafer production

Country Status (1)

Country Link
CN (1) CN107557760B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0854528A (en) * 1994-08-10 1996-02-27 Furukawa Electric Co Ltd:The Production of optical waveguide
CN101604054A (en) * 2009-07-03 2009-12-16 今皓光电(昆山)有限公司 The method for packing of PLC optical fiber splitter
CN103882407A (en) * 2012-12-20 2014-06-25 上海信电通通信建设服务有限公司 Method for making silica film on surface of quartz substrate
CN104360441A (en) * 2014-10-30 2015-02-18 成都康特电子高新科技有限责任公司 Silicon-dioxide optical waveguide production process for manufacturing optical divider
CN104635298A (en) * 2015-02-11 2015-05-20 深圳太辰光通信股份有限公司 Planar optical waveguide and manufacturing method thereof
CN104678493A (en) * 2013-12-01 2015-06-03 无锡宏纳科技有限公司 Filling method for waveguide branch of planar optical waveguide demultiplexer

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0854528A (en) * 1994-08-10 1996-02-27 Furukawa Electric Co Ltd:The Production of optical waveguide
CN101604054A (en) * 2009-07-03 2009-12-16 今皓光电(昆山)有限公司 The method for packing of PLC optical fiber splitter
CN103882407A (en) * 2012-12-20 2014-06-25 上海信电通通信建设服务有限公司 Method for making silica film on surface of quartz substrate
CN104678493A (en) * 2013-12-01 2015-06-03 无锡宏纳科技有限公司 Filling method for waveguide branch of planar optical waveguide demultiplexer
CN104360441A (en) * 2014-10-30 2015-02-18 成都康特电子高新科技有限责任公司 Silicon-dioxide optical waveguide production process for manufacturing optical divider
CN104635298A (en) * 2015-02-11 2015-05-20 深圳太辰光通信股份有限公司 Planar optical waveguide and manufacturing method thereof

Also Published As

Publication number Publication date
CN107557760B (en) 2019-03-29

Similar Documents

Publication Publication Date Title
US4425146A (en) Method of making glass waveguide for optical circuit
US6605228B1 (en) Method for fabricating planar optical waveguide devices
CN102443851B (en) Stripping method of thin-film material
GB2314346A (en) Rapid thermal annealing
CN208753333U (en) A kind of solar power generation watt substrate and solar power generation watt
JP2019197202A (en) Curved coating panel, manufacturing method thereof, and solar module
CN102786203A (en) Consecutive molding method for crystallized glass and device thereof
CN101915951A (en) Method for manufacturing non-substrate optical filter
CN107523858A (en) A kind of seed crystal laying method, the casting method of class monocrystal silicon and class monocrystalline silicon piece
US4765819A (en) Method for making planar lightwave guides
CN107557760A (en) Top covering growth technique for array waveguide grating wafer production
CN102736177A (en) Array waveguide grating structure based on PLC (programmable logic controller) technique and manufacturing method thereof
CN100397119C (en) Optical waveguide and fabricating method thereof
TWI773156B (en) Approaches to modifying a color of an electrochromic stack in a tinted state
CN104007509A (en) One-dimensional photonic crystal multi-channel filter and manufacturing method thereof
JP2000147293A (en) Substrate type optical waveguide and its manufacture
CN103715299B (en) A kind of method of counter diffusion
CN103882407A (en) Method for making silica film on surface of quartz substrate
US12044883B2 (en) Optical waveguide and manufacturing method thereof
JP2682919B2 (en) Optical waveguide and method of manufacturing the same
JPH05100123A (en) Production of optical waveguide
CN104360441A (en) Silicon-dioxide optical waveguide production process for manufacturing optical divider
CN108766874A (en) A kind of diffusion technique that can increase minority carrier life time and improve transfer efficiency
KR100461874B1 (en) Fabrication of planar waveguide with photosensitivity during FHD process
CN202771025U (en) Array wave-guide gating structure based on PLC technology

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant